### Dual Output 3-Phase + 2-Phase PWM Controller For CPU and GPU Core Power Supply

### **General Description**

The RT8885A is a dual output 3-phase + 2-phase PWM controller with 3 integrated MOSFET gate drivers and a single SVID interface for CPU and GPU core power supply. This part complies with Intel VR12/IMVP7 Pulse Width Modulation Specification. The RT8885A adopts G-NAVP<sup>™</sup> (Green-Native AVP), which is a Richtek proprietary topology derived from finite DC gain compensator in constant ontime control mode. G-NAVP<sup>TM</sup> makes this part an easysetting PWM controller to meet all Intel mobile CPU/GPU AVP (Active Voltage Positioning) requirements. The RT8885A uses SVID interface to control an internal 8-bit DAC for output voltage programming. The built-in high accuracy DAC converts the VID code to a reference voltage ranging from 0V to 1.52V with 5mV step voltage. The system accuracy of the controller reaches 0.8%. Each output channel of the RT8885A can operate in multi-phase continuous conduction mode or in single-phase diode emulation mode to reach a maximum of 90% efficiency in different load conditions. The droop function (load line) is selectable and the load line is easily programmed by setting the DC gain of the error amplifier. With proper compensation, the load transient response can achieve optimized AVP performance. The output voltage transition slew rate is programmed via the SVID interface. The RT8885A supports inductor DCR and sense-resistor current sensing. This device provides power good indication, current monitor, thermal monitor and thermal throttling output signals for IMVP7 CPU and GPU core. This part also provides complete fault protection functions including over voltage, under voltage, negative voltage, over current, thermal shutdown and under voltage lockout.

### Features

- Dual Output : 3-Phase (CORE) + 2-Phase (GFX)
- Integrated MOSFET Drivers : 2 (CORE) + 1 (GFX)
- VR12/IMVP7 PWM Specification Compliant
- Serial VID Interface
- G-NAVP<sup>™</sup> Topology
- Fast Line/Load Transient Response
- Quick Response for Load Transient
- 0.5% DAC Accuracy
- 0.8% System Accuracy
- Accurate Current Balance
- Selectable Droop Function
- Selectable Forced DEM Operation
- Built-in ADC for Platform Programming
- Power Good Indicator
- Current Monitor Output
- Thermal Monitor
- Thermal Throttling Indicator VRHOT
- Phase Shedding in PS1
- Phase Shedding and Diode Emulation in PS2
- Differential Remote Output Voltage Sense
- Lossless Inductor DCR Current Sense
- Switching Frequency up to 1MHz per Phase
- OVP, UVP, NVP, OCP, OTP, UVLO
- 56-Lead WQFN Package
- RoHS Compliant and Halogen Free

### **Applications**

- IMVP7 Intel CPU/CPU Core Power Supply
- Laptop Computer
- AVP Step-Down Converter







### **Ordering Information**

### RT8885A 🖵 🖵

Package Type

QW : WQFN-56L 7x7 (W-Type)

—Lead Plating System

Z : ECO (Ecological Element with Halogen Free and Pb free)

Note :

Richtek products are :

 RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.

• Suitable for use in SnPb or Pb-free soldering processes.

### **Pin Configurations**



#### Copyright ©2014 Richtek Technology Corporation. All rights reserved. **RICHTEK** is a registered trademark of Richtek Technology Corporation.

RT8885A ZQW YMDNN RT8885AZQW : Product Number YMDNN : Date Code

### **Functional Pin Description**

Pin No.	Pin Name	Pin Function
1	PWMA2	GFX VR Channel 2 PWM Signal Output. Connect this pin to the PWM input of external MOSFET driver for channel 2 of GFX VR.
2	TONSETA	GFX VR PWM On-Time Setting Pin. Connect this pin to input voltage VIN via a resistor to set the ripple size of GFX VR output in CCM.
3, 5	ISENA[2:1]P	Positive Current Sense Input for Channel 2 and Channel 1 of GFX VR.
4,6	ISENA[2:1]N	Negative Current Sense Input Pin for Channel 2 and Channel 1 of GFX VR. ISENA2N can be pulled high to VCC to disable GFX VR channel 2. Connect to this pin with a sense resistor of $680\Omega$ .
7	COMPA	GFX VR Compensation Pin. This pin is the output of the error amplifier.
8	FBA	GFX VR Output Voltage Feedback Pin. Connect this pin to the CPU voltage remote sense pin with a resistor. This pin is the inverting input node of the error amplifier.
9	RGNDA	Return Ground for GFX VR. This pin is the inverting input node for differential remote voltage sensing.
10	IMONA	GFX VR Current Monitor Output. Connect a thermally compensated resistor network from this pin to VREF/QRTH pin. IMONA pin output voltage $V_{IMONA}$ is proportional to the total output current of GFX VR.
11	VSENA	GFX VR Output Voltage Sensing Pin. Voltage on this pin is monitored for voltage-related protections.
12	VDIO	Data Transmission Line of SVID Interface. This pin has an open drain structure. Pull high this pin to platform VCCIO rail with a resistor placed close to controller.
13	ALERT	Alert Line of the SVID Interface (Active Low). This pin has an open drain structure. Pull high this pin to platform VCCIO rail with a resistor placed close to controller.
14	VCLK	Clock Signal Line of SVID Interface. This pin has an open drain structure. Pull high VCLK to platform VCCIO rail with a resistor placed close to controller.
15	VRA_READY	GFX VR Power Good Indicator Output. This pin has an open drain structure. Pull high this pin to platform VCCIO rail with a resistor.
16	VR_READY	CORE VR Power Good Indicator Output. This pin has an open drain structure. Pull high this pin to platform VCCIO rail with a resistor.
17	VRHOT	Thermal Throttling Output (Active Low). This pin has an open drain structure. Pull high this pin to platform VCCIO rail with a resistor.
18	IBIAS	Internal Bias Current Setting Pin. Connect this pin to GND only with a $53.6k\Omega$ resistor placed close to the controller.
19	TSENA/ZLLA	This Pin Provides Two Functions for GFX VR : Thermal Monitor Input, and Droop Enable/Disable Setting. Connect a thermally compensated resistive voltage divider from VCC to GND and connect the joint of the voltage divider to this pin.
20	OCSET	CORE VR and GFX VR Over Current Protection Threshold Setting Pin. Connect a resistive voltage divider from VCC to GND and connect the joint of the voltage divider to this pin to set summed total over current protection threshold and per phase over current protection threshold for CORE VR and GFX VR individually.
21	AGND	Analog Ground Pin.
22	TSEN/ZLL	This Pin Provides Two Functions for CORE VR : Thermal Monitor Input, and Droop Enable/Disable Setting. Connect a thermally compensated resistive voltage divider from VCC to GND and connect the joint of the voltage divider to this pin.



Pin No.	Pin Name	Pin Function
23	RSETA/OFSA	This pin provides three settings for GFX VR : internal compensation ramp factor for control loop, output voltage offset and forced-DEM operation. Connect a resistive voltage divider from VCC to GND and connect the joint of the voltage divider to this pin.
24	RSET/OFS	This pin provides three settings for CORE VR : internal compensation ramp factor for control loop, output voltage offset and forced-DEM operation. Connect a resistive voltage divider from VCC to GND and connect the joint of the voltage divider to this pin.
25	SET2	This pin provides three settings for GFX VR : initial startup voltage $V_{INI\_GFX}$ , maximum output current ICCMAXA and PWM on-time of quick response for load transient response boost. Connect a resistive voltage divider from VCC to GND, and connect the joint of the voltage divider to this pin.
26	SET1	This pin provides three settings for CORE VR : Initial startup voltage $V_{INI\_CORE}$ , maximum output current ICCMAX and PWM on-time of quick response for load transient response boost. Connect a resistive voltage divider from VCC to GND and connect the joint of the voltage divider to this pin.
27	VCC	Controller Power Supply Pin. Connect this pin to GND with a ceramic capacitor larger than $1\mu$ F.
28	EN	Voltage Regulator Enable Signal Input.
29	VREF/QRTH	This Pin Provides Two Functions : Fixed 0.6V Reference Voltage Output, and Quick Response Trigger Threshold Setting. Connect a resistive voltage divider from VCC to GND and connect the joint of the voltage divider to this pin. Bypass this pin to GND with ceramic capacitor for noise decoupling.
30	IMON	CORE VR Current Monitor Output. Connect a thermally compensated resistor network from this pin to VREF/QRTH pin. IMON pin output voltage $V_{IMON}$ is proportional to the total output current of CORE VR.
31	RGND	Return Ground for CORE VR. This pin is the inverting input node for differential remote voltage sensing.
32	FB	CORE VR Feedback Pin. This pin is the inverting input node of the error amplifier.
33	COMP	CORE VR Compensation Pin. This pin is the output of the error amplifier.
34	VSEN	CORE VR output voltage sensing pin. Voltage on this pin is monitored for voltage related protections.
35, 39, 38	ISEN[3:1]N	Negative Current Sense Input Pin for Channel 3, 2 and 1 of CORE VR. ISENA2N and ISENA3N can be pulled high to VCC to disable CORE VR channel 2 and channel 3, respectively. Connect to this pin with a sense resistor of $680\Omega$ .
36, 40, 37	ISEN[3:1]P	Positive current sense input for channel 3, 2 and 1 of CORE VR.
41	TONSET	CORE VR PWM On-Time Setting Pin. Connect this pin to input voltage VIN via a resistor to set the ripple size of CORE VR output in CCM.
42	PWM3	CORE VR Channel 3 PWM Signal Output. Connect this pin to the PWM input of external MOSFET driver for channel 3 of CORE VR.
43	BOOT1	CORE VR Channel 1 Bootstrap Flying Capacitor Connection Pin. This pin powers channel 1 high side MOSFET drivers. Connect this pin to PHASE1 pin with a ceramic capacitor.
44	UGATE1	CORE VR Channel 1 High Side MOSFET Floating Gate Driver Output. Connect this pin to the gate of high side MOSFET of channel 1.



Pin No.	Pin Name	Pin Function
45	PHASE1	CORE VR Channel 1 Switching Node Connection Pin. Connect this pin to the joint of high side MOSFET sources, the low side MOSFET drains and the inductor of channel 1.
46	LGATE1	CORE VR Channel 1 Low Side MOSFET Gate Driver Output. Connect this pin to the gate of low side MOSFET of channel 1.
47	PVCC1	CORE VR Embedded MOSFET Driver Power Supply Pin. This pin powers channel 1 and channel 2 MOSFET gate drivers. Connect this pin to GND with a ceramic capacitor larger than 1µF.
48	LGATE2	CORE VR Channel 2 Low Side MOSFET Gate Driver Output. Connect this pin to the gate of low side MOSFET of channel 2.
49	PHASE2	CORE VR Channel 2 Switching Node Connection Pin. Connect this pin to the joint of high side MOSFET sources, the low side MOSFET drains and the inductor of channel 2.
50	UGATE2	CORE VR Channel 2 High Side MOSFET Floating Gate Driver Output. Connect this pin to the gate of high side MOSFET of channel 2.
51	BOOT2	CORE VR Channel 2 Bootstrap Flying Capacitor Connection Pin. This pin powers channel 2 high side MOSFET drivers. Connect this pin to PHASE2 pin with a ceramic capacitor.
52	PVCC2	GFX VR Embedded MOSFET Driver Power Supply Pin. Connect this pin to GND with a ceramic capacitor larger than $1\mu$ F.
53	LGATEA	GFX VR Channel 1 Low Side MOSFET Gate Driver Output. Connect this pin to the gate of low side MOSFET of channel 1.
54	PHASEA	GFX VR Channel 1 Switching Node Connection Pin. Connect this pin to the joint of high side MOSFET sources, the low side MOSFET drains and the inductor of channel 1.
55	UGATEA	GFX VR Channel 1 High Side MOSFET Floating Gate Driver Output. Connect this pin to the gate of high side MOSFET of channel 1.
56	ΒΟΟΤΑ	GFX VR Channel 1 Bootstrap Flying Capacitor Connection Pin. This pin powers channel 1 high side MOSFET drivers. Connect this pin to PHASEA pin with a ceramic capacitor.
57 (Exposed Pad)	PGND	Power Ground. The exposed pad is the return ground of all low side MOSFET gate drivers. This exposed pad must be soldered to a large PCB and connected to GND for maximum power dissipation.



### **Function Block Diagram**



### Operation

The RT8885A adopts G-NAVPTM (Green-Native AVP), which is a Richtek proprietary topology derived from finite DC gain compensator in constant on-time control mode. G-NAVPTM is based on the finite gain peak current mode with CCRCOT (Constant Current Ripple Constant On-Time) topology. The control loop consists of PWM modulators with power stages, current sense amplifiers and an error amplifier as shown in functional block diagram. The HS\_FET on-time is determined by CCRCOT on-time generator. Low offset current sense amplifiers are used for current balance, loop control and over current detection. By increasing the loading current, the current signal is rose to increase the steady state COMP voltage, and then the output voltage is decreased to achieving AVP.

A near-DC offset canceling is added to the output of EA to eliminate the inherent output offset of finite gain peak current mode controller. After EN go high, the internal ADC sense pin setting for VINITAL, ICCMAX, over current protection and internal compensation ramp setting. The internal ADC also sense IMON and TSEN pin voltage for INTEL reporting.



VID7	VID6	VID5	VID4	VID3	VID2	VID1	VID0	H1	H0	DAC Voltage (V)
0	0	0	0	0	0	0	0	0	0	0.000
0	0	0	0	0	0	0	1	0	1	0.250
0	0	0	0	0	0	1	0	0	2	0.255
0	0	0	0	0	0	1	1	0	3	0.260
0	0	0	0	0	1	0	0	0	4	0.265
0	0	0	0	0	1	0	1	0	5	0.270
0	0	0	0	0	1	1	0	0	6	0.275
0	0	0	0	0	1	1	1	0	7	0.280
0	0	0	0	1	0	0	0	0	8	0.285
0	0	0	0	1	0	0	1	0	9	0.290
0	0	0	0	1	0	1	0	0	A	0.295
0	0	0	0	1	0	1	1	0	В	0.300
0	0	0	0	1	1	0	0	0	С	0.305
0	0	0	0	1	1	0	1	0	D	0.310
0	0	0	0	1	1	1	0	0	E	0.315
0	0	0	0	1	1	1	1	0	F	0.320
0	0	0	1	0	0	0	0	1	0	0.325
0	0	0	1	0	0	0	1	1	1	0.330
0	0	0	1	0	0	1	0	1	2	0.335
0	0	0	1	0	0	1	1	1	3	0.340
0	0	0	1	0	1	0	0	1	4	0.345
0	0	0	1	0	1	0	1	1	5	0.350
0	0	0	1	0	1	1	0	1	6	0.355
0	0	0	1	0	1	1	1	1	7	0.360
0	0	0	1	1	0	0	0	1	8	0.365
0	0	0	1	1	0	0	1	1	9	0.370
0	0	0	1	1	0	1	0	1	A	0.375
0	0	0	1	1	0	1	1	1	В	0.380
0	0	0	1	1	1	0	0	1	С	0.385
0	0	0	1	1	1	0	1	1	D	0.390
0	0	0	1	1	1	1	0	1	E	0.395
0	0	0	1	1	1	1	1	1	F	0.400
0	0	1	0	0	0	0	0	2	0	0.405
0	0	1	0	0	0	0	1	2	1	0.410
0	0	1	0	0	0	1	0	2	2	0.415
0	0	1	0	0	0	1	1	2	3	0.420
0	0	1	0	0	1	0	0	2	4	0.425
0	0	1	0	0	1	0	1	2	5	0.430
0	0	1	0	0	1	1	0	2	6	0.435
0	0	1	0	0	1	1	1	2	7	0.440
0	0	1	0	1	0	0	0	2	8	0.445
0	0	1	0	1	0	0	1	2	9	0.450
0	0	1	0	1	0	1	0	2	A	0.455
0	0	1	0	1	0	1	1	2	В	0.460
0	0	1	0	1	1	0	0	2	С	0.465

### Table 1. VR12/IMVP7 Compliant VID Table

## RT8885A

VID7	VID6	VID5	VID4	VID3	VID2	VID1	VID0	H1	H0	DAC Voltage (V)
0	0	1	0	1	1	0	1	2	D	0.470
0	0	1	0	1	1	1	0	2	E	0.475
0	0	1	0	1	1	1	1	2	F	0.480
0	0	1	1	0	0	0	0	3	0	0.485
0	0	1	1	0	0	0	1	3	1	0.490
0	0	1	1	0	0	1	0	3	2	0.495
0	0	1	1	0	0	1	1	3	3	0.500
0	0	1	1	0	1	0	0	3	4	0.505
0	0	1	1	0	1	0	1	3	5	0.510
0	0	1	1	0	1	1	0	3	6	0.515
0	0	1	1	0	1	1	1	3	7	0.520
0	0	1	1	1	0	0	0	3	8	0.525
0	0	1	1	1	0	0	1	3	9	0.530
0	0	1	1	1	0	1	0	3	A	0.535
0	0	1	1	1	0	1	1	3	В	0.540
0	0	1	1	1	1	0	0	3	С	0.545
0	0	1	1	1	1	0	1	3	D	0.550
0	0	1	1	1	1	1	0	3	E	0.555
0	0	1	1	1	1	1	1	3	F	0.560
0	1	0	0	0	0	0	0	4	0	0.565
0	1	0	0	0	0	0	1	4	1	0.570
0	1	0	0	0	0	1	0	4	2	0.575
0	1	0	0	0	0	1	1	4	3	0.580
0	1	0	0	0	1	0	0	4	4	0.585
0	1	0	0	0	1	0	1	4	5	0.590
0	1	0	0	0	1	1	0	4	6	0.595
0	1	0	0	0	1	1	1	4	7	0.600
0	1	0	0	1	0	0	0	4	8	0.605
0	1	0	0	1	0	0	1	4	9	0.610
0	1	0	0	1	0	1	0	4	A	0.615
0	1	0	0	1	0	1	1	4	В	0.620
0	1	0	0	1	1	0	0	4	С	0.625
0	1	0	0	1	1	0	1	4	D	0.630
0	1	0	0	1	1	1	0	4	E	0.635
0	1	0	0	1	1	1	1	4	F	0.640
0	1	0	1	0	0	0	0	5	0	0.645
0	1	0	1	0	0	0	1	5	1	0.650
0	1	0	1	0	0	1	0	5	2	0.655
0	1	0	1	0	0	1	1	5	3	0.660
0	1	0	1	0	1	0	0	5	4	0.665
0	1	0	1	0	1	0	1	5	5	0.670
0	1	0	1	0	1	1	0	5	6	0.675
0	1	0	1	0	1	1	1	5	7	0.680
0	1	0	1	1	0	0	0	5	8	0.685
0	1	0	1	1	0	0	1	5	9	0.690
0	1	0	1	1	0	1	0	5	A	0.695



VID7	VID6	VID5	VID4	VID3	VID2	VID1	VID0	H1	H0	DAC Voltage (V)
0	1	0	1	1	0	1	1	5	В	0.700
0	1	0	1	1	1	0	0	5	С	0.705
0	1	0	1	1	1	0	1	5	D	0.710
0	1	0	1	1	1	1	0	5	E	0.715
0	1	0	1	1	1	1	1	5	F	0.720
0	1	1	0	0	0	0	0	6	0	0.725
0	1	1	0	0	0	0	1	6	1	0.730
0	1	1	0	0	0	1	0	6	2	0.735
0	1	1	0	0	0	1	1	6	3	0.740
0	1	1	0	0	1	0	0	6	4	0.745
0	1	1	0	0	1	0	1	6	5	0.750
0	1	1	0	0	1	1	0	6	6	0.755
0	1	1	0	0	1	1	1	6	7	0.760
0	1	1	0	1	0	0	0	6	8	0.765
0	1	1	0	1	0	0	1	6	9	0.770
0	1	1	0	1	0	1	0	6	А	0.775
0	1	1	0	1	0	1	1	6	В	0.780
0	1	1	0	1	1	0	0	6	С	0.785
0	1	1	0	1	1	0	1	6	D	0.790
0	1	1	0	1	1	1	0	6	E	0.795
0	1	1	0	1	1	1	1	6	F	0.800
0	1	1	1	0	0	0	0	7	0	0.805
0	1	1	1	0	0	0	1	7	1	0.810
0	1	1	1	0	0	1	0	7	2	0.815
0	1	1	1	0	0	1	1	7	3	0.820
0	1	1	1	0	1	0	0	7	4	0.825
0	1	1	1	0	1	0	1	7	5	0.830
0	1	1	1	0	1	1	0	7	6	0.835
0	1	1	1	0	1	1	1	7	7	0.840
0	1	1	1	1	0	0	0	7	8	0.845
0	1	1	1	1	0	0	1	7	9	0.850
0	1	1	1	1	0	1	0	7	A	0.855
0	1	1	1	1	0	1	1	7	В	0.860
0	1	1	1	1	1	0	0	7	С	0.865
0	1	1	1	1	1	0	1	7	D	0.870
0	1	1	1	1	1	1	0	7	E	0.875
0	1	1	1	1	1	1	1	7	F	0.880
1	0	0	0	0	0	0	0	8	0	0.885
1	0	0	0	0	0	0	1	8	1	0.890
1	0	0	0	0	0	1	0	8	2	0.895
1	0	0	0	0	0	1	1	8	3	0.900
1	0	0	0	0	1	0	0	8	4	0.905
1	0	0	0	0	1	0	1	8	5	0.910
1	0	0	0	0	1	1	0	8	6	0.915
1	0	0	0	0	1	1	1	8	7	0.920
1	0	0	0	1	0	0	0	8	8	0.925

## RT8885A

VID7	VID6	VID5	VID4	VID3	VID2	VID1	VID0	H1	H0	DAC Voltage (V)
1	0	0	0	1	0	0	1	8	9	0.930
1	0	0	0	1	0	1	0	8	A	0.935
1	0	0	0	1	0	1	1	8	В	0.940
1	0	0	0	1	1	0	0	8	С	0.945
1	0	0	0	1	1	0	1	8	D	0.950
1	0	0	0	1	1	1	0	8	E	0.955
1	0	0	0	1	1	1	1	8	F	0.960
1	0	0	1	0	0	0	0	9	0	0.965
1	0	0	1	0	0	0	1	9	1	0.970
1	0	0	1	0	0	1	0	9	2	0.975
1	0	0	1	0	0	1	1	9	3	0.980
1	0	0	1	0	1	0	0	9	4	0.985
1	0	0	1	0	1	0	1	9	5	0.990
1	0	0	1	0	1	1	0	9	6	0.995
1	0	0	1	0	1	1	1	9	7	1.000
1	0	0	1	1	0	0	0	9	8	1.005
1	0	0	1	1	0	0	1	9	9	1.010
1	0	0	1	1	0	1	0	9	Α	1.015
1	0	0	1	1	0	1	1	9	В	1.020
1	0	0	1	1	1	0	0	9	С	1.025
1	0	0	1	1	1	0	1	9	D	1.030
1	0	0	1	1	1	1	0	9	E	1.035
1	0	0	1	1	1	1	1	9	F	1.040
1	0	1	0	0	0	0	0	A	0	1.045
1	0	1	0	0	0	0	1	A	1	1.050
1	0	1	0	0	0	1	0	Α	2	1.055
1	0	1	0	0	0	1	1	A	3	1.060
1	0	1	0	0	1	0	0	A	4	1.065
1	0	1	0	0	1	0	1	A	5	1.070
1	0	1	0	0	1	1	0	A	6	1.075
1	0	1	0	0	1	1	1	A	7	1.080
1	0	1	0	1	0	0	0	A	8	1.085
1	0	1	0	1	0	0	1	A	9	1.090
1	0	1	0	1	0	1	0	A	A	1.095
1	0	1	0	1	0	1	1	A	В	1.100
1	0	1	0	1	1	0	0	A	С	1.105
1	0	1	0	1	1	0	1	A	D	1.110
1	0	1	0	1	1	1	0	A	E	1.115
1	0	1	0	1	1	1	1	A	F	1.120
1	0	1	1	0	0	0	0	В	0	1.125
1	0	1	1	0	0	0	1	В	1	1.130
1	0	1	1	0	0	1	0	В	2	1.135
1	0	1	1	0	0	1	1	В	3	1.140
1	0	1	1	0	1	0	0	В	4	1.145
1	0	1	1	0	1	0	1	В	5	1.150
1	0	1	1	0	1	1	0	B	6	1.155



VID7	VID6	VID5	VID4	VID3	VID2	VID1	VID0	H1	H0	DAC Voltage (V)
1	0	1	1	0	1	1	1	В	7	1.160
1	0	1	1	1	0	0	0	В	8	1.165
1	0	1	1	1	0	0	1	В	9	1.170
1	0	1	1	1	0	1	0	В	A	1.175
1	0	1	1	1	0	1	1	В	В	1.180
1	0	1	1	1	1	0	0	В	С	1.185
1	0	1	1	1	1	0	1	В	D	1.190
1	0	1	1	1	1	1	0	В	E	1.195
1	0	1	1	1	1	1	1	В	F	1.200
1	1	0	0	0	0	0	0	С	0	1.205
1	1	0	0	0	0	0	1	С	1	1.210
1	1	0	0	0	0	1	0	С	2	1.215
1	1	0	0	0	0	1	1	С	3	1.220
1	1	0	0	0	1	0	0	С	4	1.225
1	1	0	0	0	1	0	1	С	5	1.230
1	1	0	0	0	1	1	0	С	6	1.235
1	1	0	0	0	1	1	1	С	7	1.240
1	1	0	0	1	0	0	0	С	8	1.245
1	1	0	0	1	0	0	1	С	9	1.250
1	1	0	0	1	0	1	0	С	A	1.255
1	1	0	0	1	0	1	1	С	В	1.260
1	1	0	0	1	1	0	0	С	С	1.265
1	1	0	0	1	1	0	1	С	D	1.270
1	1	0	0	1	1	1	0	С	E	1.275
1	1	0	0	1	1	1	1	С	F	1.280
1	1	0	1	0	0	0	0	D	0	1.285
1	1	0	1	0	0	0	1	D	1	1.290
1	1	0	1	0	0	1	0	D	2	1.295
1	1	0	1	0	0	1	1	D	3	1.300
1	1	0	1	0	1	0	0	D	4	1.305
1	1	0	1	0	1	0	1	D	5	1.310
1	1	0	1	0	1	1	0	D	6	1.315
1	1	0	1	0	1	1	1	D	7	1.320
1	1	0	1	1	0	0	0	D	8	1.325
1	1	0	1	1	0	0	1	D	9	1.330
1	1	0	1	1	0	1	0	D	A	1.335
1	1	0	1	1	0	1	1	D	В	1.340
1	1	0	1	1	1	0	0	D	C	1.345
1	1	0	1	1	1	0	1	D	D	1.350
1	1	0	1	1	1	1	0	D	E	1.355
1	1	0	1	1	1	1	1	D	F	1.360
1	1	1	0	0	0	0	0	E	0	1.365
1	1	1	0	0	0	0	1	E	1	1.370
1	1	1	0	0	0	1	0	E	2	1.375
1	1	1	0	0	0	1	1	E	3	1.380
1	1	1	0	0	1	0	0	E	4	1.385

## RT8885A

VID7	VID6	VID5	VID4	VID3	VID2	VID1	VID0	H1	H0	DAC Voltage (V)
1	1	1	0	0	1	0	1	E	5	1.390
1	1	1	0	0	1	1	0	E	6	1.395
1	1	1	0	0	1	1	1	E	7	1.400
1	1	1	0	1	0	0	0	E	8	1.405
1	1	1	0	1	0	0	1	E	9	1.410
1	1	1	0	1	0	1	0	E	A	1.415
1	1	1	0	1	0	1	1	E	В	1.420
1	1	1	0	1	1	0	0	E	С	1.425
1	1	1	0	1	1	0	1	E	D	1.430
1	1	1	0	1	1	1	0	E	E	1.435
1	1	1	0	1	1	1	1	E	F	1.440
1	1	1	1	0	0	0	0	F	0	1.445
1	1	1	1	0	0	0	1	F	1	1.450
1	1	1	1	0	0	1	0	F	2	1.455
1	1	1	1	0	0	1	1	F	3	1.460
1	1	1	1	0	1	0	0	F	4	1.465
1	1	1	1	0	1	0	1	F	5	1.470
1	1	1	1	0	1	1	0	F	6	1.475
1	1	1	1	0	1	1	1	F	7	1.480
1	1	1	1	1	0	0	0	F	8	1.485
1	1	1	1	1	0	0	1	F	9	1.490
1	1	1	1	1	0	1	0	F	A	1.495
1	1	1	1	1	0	1	1	F	В	1.500
1	1	1	1	1	1	0	0	F	С	1.505
1	1	1	1	1	1	0	1	F	D	1.510
1	1	1	1	1	1	1	0	F	E	1.515
1	1	1	1	1	1	1	1	F	F	1.520

### Table 2. OCSET Pin Setting (Summed/Per Phase OCP) for CORE VR

CORE VR Per Phase Over Current Protection (OCP) Threshold I <sub>PHOCP</sub> (μA)	CORE VR Total Summed Current OCP (% of I <sub>CCMAX</sub> )	ADC Code PHOC_CTRL [2:0]	OCSET Pin Voltage Before Current Injection V <sub>OCSET</sub>
	120		52.5
	128		87.5
	136		122.5
10	144	000	157.5
	152		192.5
	160		227.5
	Disable		262.5
	120		332.5
	128		367.5
	136		402.5
15	144	001	437.5
	152		472.5
	160		507.5
	Disable		542.5



CORE VR Per Phase Over Current Protection (OCP) Threshold I <sub>PHOCP</sub> (µA)	CORE VR Total Summed Current OCP (% of I <sub>CCMAX</sub> )	ADC Code PHOC_CTRL [2:0]	OCSET Pin Voltage Before Current Injection V <sub>OCSET</sub>
	120		612.5
	128		647.5
	136		682.5
22.5	144	010	717.5
	152		572.5
	160		787.5
	Disable		822.5
	120		892.5
	128		927.5
	136		962.5
33.8	144	011	997.5
	152		1032.5
	160		1067.5
	Disable		1102.5
	120		1172.5
	128		1207.5
	136		1242.5
50.6	144	100	1277.5
	152		1312.5
	160		1347.5
	Disable		1382.5
	120		1452.5
	128		1487.5
	136		1522.5
75.9	144	101	1557.5
	152		1592.5
	160		1627.5
	Disable		1662.5
	120		1732.5
	128		1767.5
	136		1802.5
113.9	144	110	1837.5
	152		1872.5
	160		1907.5
	Disable		1942.5
	120		2012.5
	128		2047.5
	136		2082.5
170.9	144	111	2117.5
	152		2152.5
	160		2187.5
	Disable		2222.5



Current Protection (OCP) Threshold I <sub>PHOCPA</sub> (μA)         Current OCP (% of I <sub>CCMAXA</sub> )         PHOC_CTRL [2:0]         ΔVocSET (Before and After Current Injection) (mV)           120         52.5         128         87.5           136         111         157.5         128.5           170.9         144         111         157.5           160         227.5         226.5           113.9         128         367.5           113.9         128         367.5           113.9         128         367.5           110         437.5         402.5           113.9         152         110         437.5           128         507.5         507.5         507.5           120         542.5         647.5
Threshold I <sub>PHOCPA</sub> (μA)         Current Injection) (mV)           120         52.5           128         87.5           136         122.5           170.9         144           111         157.5           160         227.5           160         227.5           188         367.5           113.9         120           113.9         144           110         437.5           128         367.5           136         402.5           113.9         144           110         437.5           120         472.5           160         507.5           160         507.5           160         542.5           120         612.5           128         647.5
$170.9 \qquad \begin{array}{c} 120 \\ 128 \\ 136 \\ 136 \\ 152 \\ 160 \\ 152 \\ 160 \\ 152 \\ 160 \\ 227.5 \\ 192.5 \\ 192.5 \\ 192.5 \\ 262.5 \\ 262.5 \\ 262.5 \\ 332.5 \\ 367$
$170.9 \qquad \begin{array}{c ccccccccccccccccccccccccccccccccccc$
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
$\begin{array}{ c c c c c c c } & 152 & 192.5 \\ \hline 160 & 227.5 \\ \hline Disable & 262.5 \\ \hline 262.5 \\ \hline 262.5 \\ \hline 332.5 \\ \hline 332.5 \\ \hline 337.5 \\ \hline 367.5 \\ \hline 367.5 \\ \hline 402.5 \\ \hline 402.5 \\ \hline 402.5 \\ \hline 402.5 \\ \hline 472.5 \\ \hline 160 \\ \hline 507.5 \\ \hline Disable \\ \hline 542.5 \\ \hline 128 \\ \hline 128 \\ \hline 647.5 \\ \hline \end{array}$
160         227.5           Disable         262.5           120         332.5           128         367.5           136         402.5           113.9         144           110         437.5           160         507.5           Disable         542.5           120         612.5           128         647.5
Disable         262.5           120         332.5           128         367.5           136         402.5           113.9         144         110         437.5           152         472.5         507.5           Disable         542.5         612.5           128         647.5         647.5
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
128         367.5           136         402.5           113.9         144         110         437.5           152         472.5         472.5           160         507.5         507.5           Disable         542.5         612.5           128         647.5         647.5
136         402.5           113.9         144         110         437.5           152         472.5         472.5           160         507.5         542.5           120         612.5         647.5
113.9     144     110     437.5       152     472.5       160     507.5       Disable     542.5       120     612.5       128     647.5
152         472.5           160         507.5           Disable         542.5           120         612.5           128         647.5
160         507.5           Disable         542.5           120         612.5           128         647.5
Disable         542.5           120         612.5           128         647.5
120         612.5           128         647.5
128 647.5
136 682.5
75.9 144 101 717.5
152 572.5
160 787.5
Disable 822.5
120 892.5
128 927.5
136 962.5
50.6 144 100 997.5
152 1032.5
160 1067.5
Disable 1102.5
120 1172.5
128 1207.5
136 1242.5
33.8 144 011 1277.5
152 1312.5
160 1347.5
Disable 1382.5
120 1452.5
128 1487.5
136 1522.5
22.5 144 010 1557.5
152 1592 5
160 1627 5
Disable 1662.5

Table 2. OCSET Pin Setting (Summed/Per Phase OCP) for GFX VR



GFX VR Per Phase Over Current Protection (OCP) Threshold Ι <sub>ΡΗΟCΡΑ</sub> (μΑ)	GFX VR Total Summed Current OCP (% of I <sub>CCMAXA</sub> )	ADC Code PHOC_CTRL [2:0]	OCSET Pin Voltage Difference $\Delta V_{OCSET}$ (Before and After Current Injection) (mV)
	120		1732.5
15	128		1767.5
	136		1802.5
	144	001	1837.5
	152		1872.5
	160		1907.5
	Disable		1942.5
	120		2012.5
	128		2047.5
	136		2082.5
10	144	000	2117.5
	152		2152.5
	160		2187.5
	Disable		2222.5

Table 3. SETT PIN Setting (VINI CORE and ICCMAX	Table 3.	SET1	Pin	Setting	(V <sub>INI</sub>	CORE	and	Іссмах	)
---	----------	------	-----	---------	-------------------	------	-----	--------	---

CORE VR Initial Startup Voltage V <sub>INI_CORE</sub> (V)	Maximum Output Current I <sub>CCMAX</sub> for 3 Phase Operation (A)	Maximum Output Current I <sub>CCMAX</sub> for 2/1 Phase Operation* (A)	SET1 Pin Voltage Difference	
	40	40	52.5	
	50	45	87.5	
	60	50	122.5	
	70	55	157.5	
	75	60	192.5	
	80	65	227.5	
0	85	70	262.5	
0	90	75	297.5	
	95	80	332.5	
	100	85	367.5	
	105	90	402.5	
	110	100	437.5	
	115	110	472.5	
	120	120	507.5	
	40	40	612.5	
	50	45	647.5	
	60	50	682.5	
	70	55	717.5	
	75	60	752.5	
	80	65	787.5	
0.0	85	70	822.5	
0.9	90	75	857.5	
	95	80	892.5	
	100	85	927.5	
	105	90	962.5	
	110	100	997.5	
	115	110	1032.5	
	120	120	1067.5	



CORE VR Initial Startup Voltage V <sub>INI_CORE</sub> (V)	Maximum Output Current I <sub>CCMAX</sub> for 3 Phase Operation (A)	Maximum Output Current I <sub>CCMAX</sub> for 2/1 Phase Operation* (A)	SET1 Pin Voltage Difference
	40	40	1172.5
	50	45	1207.5
	60	50	1242.5
	70	55	1277.5
	75	60	1312.5
	80	65	1347.5
1	85	70	1382.5
1	90	75	1417.5
	95	80	1452.5
	100	85	1487.5
	105	90	1522.5
	110	100	1557.5
	115	110	1592.5
	120	120	1627.5
	40	40	1732.5
	50	45	1767.5
	60	50	1802.5
	70	55	1837.5
	75	60	1872.5
	80	65	1907.5
1 1	85	70	1942.5
1.1	90	75	1977.5
	95	80	2012.5
	100	85	2047.5
	105	90	2082.5
	110	100	2117.5
	115	110	2152.5
	120	120	2187.5
* Pull high ISEN2N or	ISEN3N to VCC to disable cha	annel 2 or channel 3.	



GFX VR Initial Startup Voltage V <sub>INI_GFX</sub> (V)	Maximum Output Current I <sub>ССМАХА</sub> (А)	SET2 Pin Voltage Difference ∆V <sub>SET2</sub> (Before and After Current Injection) (mV)		GFX VR Initial Startup Voltage V <sub>INI_GFX</sub> (V)	Maximum Output Current Іссмаха (А)	SET2 Pin Voltage Difference ∆V <sub>SET2</sub> (Before and After Current Injection) (mV)
	15	52.5			15	1172.5
0	20	87.5			20	1207.5
	25	122.5			25	1242.5
	30	157.5			30	1277.5
	35	192.5			35	1312.5
	40	227.5			40	1347.5
	45	262.5		1	45	1382.5
	50	297.5		1	50	1417.5
	55	332.5			55	1452.5
	60	367.5			60	1487.5
	65	402.5			65	1522.5
	70	437.5			70	1557.5
	75	472.5			75	1592.5
	80	507.5			80	1627.5
	15	612.5			15	1732.5
	20	647.5			20	1767.5
	25	682.5	$   \begin{array}{c cccccccccccccccccccccccccccccccccc$	25	1802.5	
	30	717.5		1837.5		
	35	752.5		1872.5		
	40	787.5			40	1907.5
0.0	45	822.5		1 1	45	1942.5
0.9	50	857.5		1.1	50	1977.5
	55	892.5			55	2012.5
	60	927.5			60	2047.5
	65	962.5			65	2082.5
	70	997.5			70	2117.5
	75	1032.5			75	2152.5
	80	1067.5			80	2187.5

### Table 4. SET2 Pin Setting (VINI\_GFX and ICCMAXA)



CORE VR Forced-DEM	CORE VR Compensation Ramp Factor	RSET/OFS Pin Voltage Difference ∆V <sub>RSET</sub> (Before and After Current		CORE VR Forced-DEM	CORE VR Compensation Ramp Factor	RSET/OFS Pin Voltage Difference ∆V <sub>RSET</sub> (Before and After Current
		Injection) (mV)			-	Injection) (mV)
	1	52.5			1	1172.5
	2	87.5			2	1207.5
	3	122.5			3	1242.5
	4	157.5			4	1277.5
	5	192.5			5	1312.5
	6	227.5			6	1347.5
	7	262.5			7	1382.5
	8	297.5			8	1417.5
	9	332.5			9	1452.5
	10	367.5			10	1487.5
	11	402.5			11	1522.5
	12	437.5			12	1557.5
	13	472.5		Enable	13	1592.5
	14	507.5	-		14	1627.5
Disable	15	542.5			15	1662.5
Disable	16	577.5			16	1697.5
	17	612.5			17	1732.5
	18	647.5			18	1767.5
	19	682.5			19	1802.5
	20	717.5			20	1837.5
	21	752.5			21	1872.5
	22	787.5			22	1907.5
	23	822.5			23	1942.5
	24	857.5			24	1977.5
	25	892.5			25	2012.5
	26	927.5			26	2047.5
	27	962.5			27	2082.5
	28	997.5			28	2117.5
	29	1032.5			29	2152.5
	30	1067.5			30	2187.5

#### Table 5. RSET/OFS Pin Setting (Forced-DEM Enable and Ramp Factor)





GFX VR Forced-DEM	GFX VR Compensation Ramp Factor	RSETA/OFSA Pin Voltage Difference ∆V <sub>RSETA</sub> (Before and After Current Injection) (mV)		GFX VR Forced-DEM	GFX VR Compensation Ramp Factor	RSETA/OFSA Pin Voltage Difference ∆V <sub>RSETA</sub> (Before and After Current Injection) (mV)
	1	52.5			1	1172.5
	2	87.5			2	1207.5
	3	122.5			3	1242.5
	4	157.5			4	1277.5
	5	192.5			5	1312.5
	6	227.5			6	1347.5
	7	262.5			7	1382.5
	8	297.5			8	1417.5
	9	332.5			9	1452.5
	10	367.5			10	1487.5
	11	402.5			11	1522.5
	12	437.5			12	1557.5
	13	472.5	-	Enable	13	1592.5
	14	507.5			14	1627.5
Dischlo	15	542.5			15	1662.5
Disable	16	577.5			16	1697.5
	17	612.5			17	1732.5
	18	647.5			18	1767.5
	19	682.5			19	1802.5
	20	717.5			20	1837.5
	21	752.5			21	1872.5
	22	787.5			22	1907.5
	23	822.5			23	1942.5
	24	857.5			24	1977.5
	25	892.5			25	2012.5
	26	927.5			26	2047.5
	27	962.5			27	2082.5
	28	997.5			28	2117.5
	29	1032.5			29	2152.5
	30	1067.5			30	2187.5

#### Table 6. RSETA/OFSA Pin Setting (Forced-DEM Enable and Ramp Factor)



-					
VREF/QRTH Pin Voltage V <sub>REF/QRTH</sub> (mV)	CORE VR Quick Response Threshold (mV)	GFX VR Quick Response Threshold (mV)	VREF/QRTH Pin Voltage V <sub>REF/QRTH</sub> (mV)	CORE VR Quick Response Threshold (mV)	GFX VR Quick Response Threshold (mV)
17.5		Disable	1137.5		Disable
52.5	1	32	1172.5		32
87.5		43	1207.5		43
122.5	Dischlo	54	1242.5	64	54
157.5	Disable	64	1277.5	04	64
192.5		75	1312.5		75
227.5		85	1347.5		85
262.5		95	1382.5		95
297.5		Disable	1417.5		Disable
332.5	32	32	1452.5	75	32
367.5		43	1487.5		43
402.5		54	1522.5		54
437.5		64	1557.5		64
472.5		75	1592.5		75
507.5		85	1627.5		85
542.5		95	1662.5		95
577.5		Disable	1697.5		Disable
612.5		32	1732.5		32
647.5		43	1767.5		43
682.5	13	54	1802.5	85	54
717.5	40	64	1837.5	05	64
752.5		75	1872.5		75
787.5		85	1907.5		85
822.5		95	1942.5		95
857.5		Disable	1977.5		Disable
892.5		32	2012.5		32
927.5	_	43	2047.5		43
962.5	54	54	2082.5	95	54
997.5		64	2117.5	30	64
1032.5		75	2152.5		75
1067.5		85	2187.5		85
1102.5		95	2222.5		95

#### Table 7. VREF/QRTH Pin Setting (CORE/GFX VR Quick Response Threshold)



### Absolute Maximum Ratings (Note 1)

• VCC to GND	
RGNDx to GND	–0.3V to 0.3V
TONSETx to GND	–0.3V to 28V
PVCCx to PGND	–0.3V to 6.5V
BOOTx to PHASEx	–0.3V to 6.5V
UGATEx to PHASEx	
DC	
< 20ns	
PHASEx to GND	
DC	–0.3V to 28V
< 20ns	
LGATEx to GND	
DC	
< 20ns	–2.5V to 7.5V
• Others	0.3V to (V <sub>CC</sub> + 0.3V)
• Power Dissipation, $P_D @ T_A = 25^{\circ}C$	
WQFN-56L 7x7	3.226W
Package Thermal Resistance (Note 2)	
WQFN-56L 7x7, θ <sub>JA</sub>	31°C/W
WQFN-56L 7x7, $\theta_{JC}$	6°C/W
Junction Temperature	150°C
• Lead Temperature (Soldering, 10 sec.)	260°C
Storage Temperature Range	
• ESD Susceptibility (Note 3)	
HBM (Human Body Mode)	2kV
MM (Machine Mode)	200V

### Recommended Operating Conditions (Note 4)

Supply Voltage, V <sub>CC</sub>	- 4.5V to 5.5V
• Battery Input Voltage, V <sub>IN</sub>	- 6V to 24V
Junction Temperature Range	- –40°C to 125°C
Ambient Temperature Range	- –40°C to 85°C

### **Electrical Characteristics**

(V<sub>CC</sub> = PVCC1 = PVCC2 = 5V,  $T_A$  = 25°C, unless otherwise specified)

Para	meter	Symbol	Test Conditions	Min	Тур	Max	Unit
VCC Supp	ly Input						
Supply Cur	rent	ICC	V <sub>EN</sub> = 1.05V, not switching, measure I <sub>VCC</sub> + I <sub>PVCCx</sub>	-	12	20	mA
Shutdown (	Current	I <sub>SHDN</sub>	$V_{EN}$ = 0V, measure $I_{VCC}$ + $I_{PVCCx}$			5	μA
Reference	and DAC						
			$1.000V \leq V_{DAC} \leq 1.520V,$ no load, active mode	-0.5	0	0.5	%VID
DAC Accur	асу	V <sub>FBx</sub>	$0.800V \leq V_{DAC} < 1.000V$	-5	0	5	mV
			$0.500V \leq V_{DAC} < 0.800V$	-8	0	8	mV
			$0.250V \le V_{DAC} < 0.500V$	-8	0	8	mV
RGND/RGN	NDA						
RGND Pin	Current	I <sub>RGNDx</sub>	V <sub>EN</sub> = 1.05V, not switching			500	μA
Slew Rate							
Dunamia V/	D Slow Poto	<b>SD</b>	SetVID_slow	2.5	3.125	3.75	m)//o
Dynamic Vi	ID SIEW Rale	SK	SetVID_fast	10	12.5	15	πν/μs
Error Amp	lifier	•					
Input Offset	t	VEAOFS				2	mV
DC Gain /		A <sub>V</sub>	$R_L = 47k\Omega$ (Note 5)		80		dB
Gain-Bandwidth Product GBW		GBW	C <sub>LOAD</sub> = 5pF (Note 5)		10	-	MHz
Slew Rate		SR	$C_{LOAD}$ = 10pF (Gain = -4, R <sub>LOAD</sub> = 47k $\Omega$ , V <sub>COMPx</sub> = 0.5V to 3V)		5		V/µs
Output Voltage Range VCON		VCOMPx	$R_{LOAD} = 47 k\Omega$	0.3		3.6	V
Maximum Source Current		IOUTEA_MAX	V <sub>COMP</sub> = 2V	-	250		μA
Current Se	ense Amplifie	r					
Input Offset	t Voltage	VCSOFS		-0.75		0.75	mV
Impedance	at Neg. Input	RISENXN		1			MΩ
Impedance	at Pos. Input	RISENxP		1			MΩ
DC Cain	CORE VR	AI_CORE			10		
	GFX VR AI GFX				10		V/ V
Output Cur	rent Range	I <sub>SENxN</sub>	Measure ISENxN/ISENAxN pin	-13		100	μA
Current Mir IMON	ror Gain to	A <sub>MIRROR</sub>	IIMON/ IISENXN	-	1		A/A
Zero Curre	ent Detection						
Zero Currer Threshold	nt Detection	V <sub>ZCD_TH</sub>	VZCD_TH = GND – VPHASEx		5		mV
PWM On-T	ime Setting						
TONSETX	Pin Voltage	VTONSETX	$I_{TONSETx} = 80 \mu A, V_{DAC} = 1.1 V$		1.1		V
PWM On-T	ïme	T <sub>ONx</sub>	I <sub>TONSETx</sub> = 80μA, V <sub>DAC</sub> = 1V		305		ns
TONSETx I Range	Input Current	ITONSETX	V <sub>DAC</sub> = 1V	25		280	μA

RICHTE	K
--------	---

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit					
IBIAS	IBIAS										
IBIAS Pin Voltage	VIBIAS	R <sub>IBIAS</sub> = 53.6kΩ	2.09	2.14	2.19	V					
VREF/QRTH											
Reference Voltage Output	ence Voltage Output V <sub>REF</sub>					V					
Output Accuracy		C <sub>VREF</sub> = 0.1μF, I <sub>VREF</sub> = 400μA	-2		2	%					
Sink Current Capability	I <sub>VREF</sub>	C <sub>VREF</sub> = 0.1µF		400		μA					
External Compensation Capacitor	C <sub>VREF</sub>	use MLCC	0.1		2.2	μF					
Source Current Capability	IVREF_Source	$C_{VREF} = 0.1 \mu F$		100		μA					
QRTH (Refer to VREF/QRT	H Pin Setting tab	le for other settings not listed below)									
CORE VR Quick		297.5mV < V <sub>REF_INI</sub> < 542.5mV V <sub>REF_INI</sub> comes from voltage divider		32		m) (					
Response Trigger Threshold Voltage	V <sub>QRTH</sub>	1977.5mV < V <sub>REF_INI</sub> < 2222.5mV V <sub>REF_INI</sub> comes from voltage divider		95		ΠV					
		V <sub>REF_INI</sub> < 262.5mV, CORE QR is dis	abled								
QRATH (Refer to VREF/QR	TH Pin Setting ta	ble for other settings not listed below)									
		V <sub>REF</sub> = (52.5 + 35 x K) mV, (K = 0, 8, 16, 24, 32, 40, 48, 56).		32		m\/					
GFX VR Quick Response Trigger Threshold Voltage	V <sub>QRTHA</sub>	V <sub>REF</sub> = (262.5 + 35 x K) mV, (K = 0, 8, 16, 24, 32, 40, 48, 56).		95		IIIV					
		$V_{REF}$ = (17.5 + 35 x K) mV, (K = 0, 8, GFX QR is disabled	16, 24, 3	2, 40, 4	8, 56),						
RSET/RSETA (Refer to RS	ET/RSETA Pin S	etting table for other settings not listed	below)								
		$V_{RSETx0} = (52.5 + 35 \text{ x K}) \text{ mV},$ (K = 0, 32)		1							
Ramp Factor		$V_{RSETx0}$ comes from voltage divider $V_{RSETx1} = (577.5 + 35 \text{ x K}) \text{ mV},$ (K = 0, 32) $V_{RSETx1}$ comes from voltage divider		16							
		$V_{RSETx2} = (1067.5 + 35 \text{ x K}) \text{ mV},$ (K = 0, 32) $V_{RSETx2}$ comes from voltage divider		30							
Forced-DEM Function	-	· · · · · · · · · · · · · · · · · · ·									
Forced-DEM Enable Threshold	V <sub>RSETx_DEM</sub>	V <sub>RSETx</sub> comes from voltage divider	1172.5		2187.5	mV					
OFS/OFSA											
		V <sub>OFSx</sub> = 1.2V, V <sub>DAC</sub> = 1.000V, measure FBx voltage	0.985	1	1.015						
Output Offset Accuracy	VFBx_OFFSET	V <sub>OFSx</sub> = 1.6V, V <sub>DAC</sub> = 1.000V, measure FBx voltage	1.375	1.4	1.425	] v					
		V <sub>OFSx</sub> = 1.0V, V <sub>DAC</sub> = 1.000V, measure FBx voltage	0.775	0.8 0.825							
OFS/OFSA Pin Upper Voltage Clamping Threshold	V <sub>OFSx_CLAMPH</sub>			1.8		V					





Parameter	Symbol	Test Conditior	าร	Min	Тур	Max	Unit
OFS/OFSA Pin Lower					51		
Voltage Clamping Threshold	VOFSx_CLAMPL				0.9		V
Protection		·					
Under Voltage Lockout Threshold	V <sub>UVLO</sub>	VCC Falling Edge		4.04	4.24	4.44	V
Under Voltage Lockout Hysteresis	ΔV <sub>UVLO</sub>				100		mV
UVLO Delay Time	t <sub>UVLO_DELAY</sub>	VCC Rising Above UVLO	Threshold		3		μS
Absolute Over Voltage Protection Threshold (without Offset)	Vovabs_noofs	With respect to VOUT_MA	X, measure	100	150	200	mV
Absolute Over Voltage Protection Threshold (with Offset)	Vovabs_ofs	With respect to VOUT_MA	X, measure	400	450	500	mV
OVP Delay Time	tovp_delay	VSENx Rising Above Thre	shold		1		μS
Under Voltage Protection Threshold (without Offset)	Vuvp_noofs	Measured at VSEN/VSEN, respect to unloaded output (UOV) 0.8V < UOV < 1.52V	-450	-400	-350	mV	
Under Voltage Protection Threshold (with Offset)	Vuvp_ofs	Measured at VSEN/VSEN, respect to unloaded output (UOV) 0.8V< UOV <1.52V	-550	-500	-450	mV	
Delay of UVP	t <sub>UVP</sub>	VSENx Falling Below UVP	VSENx Falling Below UVP Threshold				μs
Negative Voltage Protection Threshold	V <sub>NVP</sub>	Measure VSENx after OVF	C	-100	-50		mV
NVP Delay	t <sub>NV_DELAY</sub>	VSENx falling below thresl OVP	hold after		1		μS
OCSET Pin		•					
	V <sub>OCPH0</sub>	PHOC_CTRL [2:0] = [000]		52.5	157.5	262.5	
	V <sub>OCPH1</sub>	PHOC_CTRL [2:0] = [001]		332.5	437.5	542.5	
	V <sub>OCPH2</sub>	PHOC_CTRL [2:0] = [010]		612.5	717.5	822.5	
CORE VR Per Phase Over Current Protection	V <sub>ОСРН3</sub>	PHOC_CTRL [2:0] = [011]	Measure	892.5	997.5	1102.5	
(OCP) Threshold Setting	V <sub>OCPH4</sub>	PHOC_CTRL [2:0] = [100]	Voltage	1172.5	1277.5	1382.5	mv
	V <sub>OCPH5</sub>	PHOC_CTRL [2:0] = [101]		1452.5	1557.5	1662.5	
	V <sub>OCPH6</sub>	PHOC_CTRL [2:0] = [110]		1732.5	1837.5	1942.5	
	V <sub>OCPH7</sub>	PHOC_CTRL [2:0] = [111]		2012.5	2117.5	2222.5	





Parameter	Symbol	Test Condi	Min	Тур	Max	Unit	
		PHOC_CTRL[2:0] = [000]		8.2	10	11.8	
		PHOC_CTRL[2:0] =		12.3	15	17.7	
		PHOC_CTRL[2:0] =		18.5	22.5	26.6	
CORE VR Per Phase		PHOC_CTRL[2:0] =	Measure Current Sense	27.7	33.8	39.8	_
OCP Threshold	IPHOCP	PHOC_CTRL[2:0] = [100]	Amplifier Output Current	41.5	50.6	59.7	μA
		PHOC_CTRL[2:0] =		62.3	75.9	89.6	
		PHOC_CTRL[2:0] =		93.4	113.9	134.4	
		PHOC_CTRL[2:0] =		140.1	170.9	201.6	
CORE VR per Phase OCP Delay Time	tPHOCP_DELAY				1		μS
	V <sub>OCAVG0</sub>	I <sub>AVGOCP</sub> = 120% of ICCMAX			332.5		
	VOCAVG1	I <sub>AVGOCP</sub> =128% of ICCMAX			367.5		mV
	V <sub>OCAVG2</sub>	I <sub>AVGOCP</sub> = 136% of ICCMAX			402.5		
Total OCP Threshold	V <sub>OCAVG3</sub>	I <sub>AVGOCP</sub> = 144% of ICCMAX	Voltage,		437.5		
Setting	V <sub>OCAVG4</sub>	I <sub>AVGOCP</sub> = 152% of ICCMAX	[2:0] = [001]		472.5		
	V <sub>OCAVG5</sub>	I <sub>AVGOCP</sub> = 160% of ICCMAX	_		507.5		
	V <sub>OCAVG6</sub>	Average total OCP is disabled			542.5		
		I <sub>AVGOCP</sub> = 120% of ICCMAX		2.05	2.15	2.25	
		I <sub>AVGOCP</sub> = 128% of ICCMAX		2.24	2.29	2.34	
Summed Total Over Current Protection		I <sub>AVGOCP</sub> = 136% of ICCMAX	Measure V <sub>IMONx</sub> with	2.39	2.44	2.49	V
Threshold on IMON/IMONA	*IMONX_OCP	I <sub>AVGOCP</sub> = 144% of ICCMAX	Respect to 0.6V V <sub>REF</sub>	2.53	2.58	2.63	v
		I <sub>AVGOCP</sub> = 152% of ICCMAX		2.67	2.72	2.77	
		I <sub>AVGOCP</sub> = 160% of ICCMAX		2.82	2.87	2.92	
Summed Total OCP Delay Time	tAOCP_DELAY	V <sub>IMONx</sub> Rising Above S Threshold	ummed OCP		40		μS

## RT8885A

Parameter	Symbol	Test Condit	ions	Min	Тур	Max	Unit
	ΔVοcaph0	PHOCA_CTRL [2:0] = [000]		2012.5	2117.5	2222.5	
	ΔV <sub>OCAPH1</sub>	PHOCA_CTRL [2:0] = [001]		1732.5	1837.5	1942.5	
	ΔV <sub>OCAPH2</sub>	PHOCA_CTRL [2:0] =	Measure	1452.5	1557.5	1662.5	
GFX VR per Phase	ΔV <sub>OCAPH3</sub>	PHOCA_CTRL [2:0] =	Voltage	1172.5	1277.5	1382.5	
(OCP) Threshold	ΔV <sub>OCAPH4</sub>	PHOCA_CTRL [2:0] =	Before and	892.5	997.5	1102.5	mV
Setting	ΔV <sub>OCAPH5</sub>	PHOCA_CTRL [2:0] =	Current	612.5	717.5	822.5	
	∆Vocaph6	PHOCA_CTRL [2:0] =		332.5	437.5	542.5	
	ΔVοςαρη7	PHOCA_CTRL [2:0] =	-	52.5	157.5	262.5	
		PHOCA_CTRL[2:0] =		8.2	10	11.8	
		PHOCA_CTRL[2:0] =	Measure Current Sense Amplifier Output	12.3	15	17.7	μA
	Ірносра	PHOCA_CTRL[2:0] =		18.5	22.5	26.6	
GEX VR Per Phase		PHOCA_CTRL[2:0 ]=		27.7	33.8	39.8	
OCP Threshold		PHOCA_CTRL[2:0] = [100]		41.5	50.6	59.7	
		PHOCA_CTRL[2:0] = Current	62.3	75.9	89.6		
		PHOCA_CTRL[2:0] = [110]	-	93.4	113.9	134.4	
		PHOCA_CTRL[2:0] = [111]		140.1	170.9	201.6	
	Δνοςαςυμο	I <sub>AAVGOCP</sub> = 120% of		_	1732.5		
		I <sub>AAVGOCP</sub> = 128% of ICCMAXA	Measure	_	1767.5		
		I <sub>AAVGOCP</sub> = 136% of ICCMAXA	Voltage	_	1802.5		
Summed Total OCP Threshold Setting for GFX VR	ΔV <sub>OCASUM3</sub>	I <sub>AAVGOCP</sub> = 144% of ICCMAXA	Before and After 40µA	-	1837.5		mV
		I <sub>AAVGOCP</sub> = 152% of ICCMAXA	Current Injection,	_	1872.5		
	ΔV <sub>OCASUM5</sub>	I <sub>AAVGOCP</sub> = 160% of ICCMAXA	PHOCA_CTR L [2:0] = [001]	_	1907.5		
	ΔV <sub>OCASUM6</sub>	Average total OCP is disabled		-	1942.5		
OCSET Pin Output Injection Current	INJECTOCSET			-	40		μA



Parameter		Symbol	Test Conditions	Min	Тур	Max	Unit
Logic Inputs	5						L
EN Input	Logic-High	V <sub>EN_H</sub>	With respect to 1V, 70%	0.7			
Voltage	/oltage Logic-Low V <sub>EN_L</sub> With respect to 1V, 30		With respect to 1V, 30%			0.3	V
EN Hysteresi	S	V <sub>ENHYS</sub>			30		mV
Leakage Cur	rent of EN	ILEAK_EN		-1		1	μA
VCLK, VDIO Input DC	Logic-High	Vн	With respect to Intel Spec.	0.65			V
Threshold Voltage	Logic-Low	VIL	With respect to Intel Spec.			0.45	
Leakage Cur VCLK, VDIO	rent of	ILEAK_IN		-1		1	μA
VDIO Low Vo	oltage	Vvdio	I <sub>VDIO</sub> = 10mA			0.13	V
ALERT							
ALERT Low	/oltage	VALERT	I <sub>ALERT</sub> = 10mA			0.13	V
Power Good	Indication						
VR_READY/ Y Low Voltag	VRA_READ e	V <sub>VRx_READY</sub>	I <sub>VRx_READY</sub> = 4mA			0.4	V
VR_READY/VRA_READ Y Delay Time		<sup>t</sup> VRx_READY_DELAY	V <sub>VSEN</sub> = V <sub>INI_CORE</sub> to VR_READY goes high V <sub>VSENA</sub> = V <sub>INI_GFX</sub> to VRA_READY goes high	70	100	130	μS
Delay Time o Interface Rea	f SVID idy	tsvid_rdy_delay	From EN goes high to SVID is ready for receiving command			2	ms
VRHOT							
VRHOT Outp	out Voltage	VVRHOT	I <sub>VRHOT</sub> = 10mA			0.13	V
Current Mor	nitor IMON/I	MONA			1		
CORE VR U Current Moni Voltage	nloaded itor Output	VIMON_0A	With respect to 0.6V V <sub>REF</sub> , voltage across inductor DCR V <sub>DCR</sub> = 0V, R <sub>SENSE</sub> = 680 $\Omega$ , R <sub>IMON</sub> = 20.4k $\Omega$	-67.5	0	67.5	mV
GFX VR Unloaded Current Monitor Output Voltage		V <sub>IMONA_0A</sub>	With respect to 0.6V V <sub>REF</sub> , voltage across inductor DCR V <sub>DCR</sub> = 0V, R <sub>SENSE</sub> = 680 $\Omega$ , R <sub>IMON</sub> = 20.4k $\Omega$	-45	0	45	mV
SET1 Pin (R	efer to SET	1 Pin Setting Table	e for Other Settings Not Listed Bel	ow)			
Initial Startup Voltage for CORE VR							
			V <sub>INI_CORE</sub> = 1.1V, V <sub>SET1</sub> = R <sub>SET1</sub> x I <sub>INJECT1</sub>	1732		2187	
SET1 Pin Voltage for			V <sub>INI_CORE</sub> = 1V, V <sub>SET1</sub> = R <sub>SET1</sub> x I <sub>INJECT1</sub>	1172		1627	m\/
VINI_CORE Se	etting	SETT_VINI	V <sub>INI_CORE</sub> = 0.9V, V <sub>SET1</sub> = R <sub>SET1</sub> x I <sub>INJECT1</sub>	612		1027	111V
			V <sub>INI_CORE</sub> = 0V, V <sub>SET1</sub> = R <sub>SET1</sub> x I <sub>INJECT1</sub>	52		507	





Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit					
SET1 Pin Output Injection Current	I <sub>INJECT1</sub>			40		μA					
ICCMAX Setting											
		V <sub>INI_CORE</sub> = 1.1V, V <sub>SET1</sub> = R <sub>SET1</sub> x I <sub>INJECT1</sub> , I <sub>CCMAX</sub> = 40A		1732.5							
SET1 Pin Voltage for ICCMAX Setting	VSET1_ICCMAX	V <sub>INI_CORE</sub> = 1.1V, V <sub>SET1</sub> = R <sub>SET1</sub> x I <sub>INJECT1</sub> , I <sub>CCMAX</sub> = 80A		1907.5		mV					
		V <sub>INI_CORE</sub> =1 .1V, V <sub>SET1</sub> = R <sub>SET1</sub> x I <sub>INJECT1</sub> , I <sub>CCMAX</sub> = 120A		2187.5							
Quick Response Setting											
CORE VR Quick Response On-Time	ton_qr_core	V <sub>DAC</sub> = 0.75V, V <sub>SET1</sub> = 0.4V, I <sub>TONSET</sub> = 80μA		305		ns					
SET2 Pin (Refer to SET2	Pin Setting Table	for Other Settings Not Listed Be	elow)								
Initial Startup Voltage fo	r GFX VR										
		V <sub>INI_GFX</sub> = 1.1V, V <sub>SET2</sub> = R <sub>SET2</sub> x I <sub>INJECT2</sub>	0.0525		0.5075						
SET2 Pin Voltage for		V <sub>INI_GFX</sub> = 1.0V, V <sub>SET2</sub> = R <sub>SET2</sub> x I <sub>INJECT2</sub>	0.6125		1.0675	V					
V <sub>INI_GFX</sub> Setting	VSET2_VINI	V <sub>INI_GFX</sub> =0.9V, V <sub>SET2</sub> = R <sub>SET2</sub> x I <sub>INJECT2</sub>	1.1725		1.6275	v					
		V <sub>INI_GFX</sub> = 0V, V <sub>SET2</sub> = R <sub>SET2</sub> x INJECT2	1.7325		2.1875						
SET2 Pin Output Injection Current	I <sub>INJECT2</sub>			40		μA					
ICCMAXA Setting											
	VIMAXA0	$V_{INI\_GFX}$ = 1.1V, $V_{SET2}$ = $R_{SET2}$ x $I_{INJECT2}$ , $I_{CCMAXA}$ = 15A		1732.5							
SET2 Pin Voltage for ICCMAXA Setting	VIMAXA1	V <sub>INI_GFX</sub> =1.1V, V <sub>SET2</sub> = R <sub>SET2</sub> x I <sub>INJECT2</sub> , I <sub>CCMAXA</sub> = 50A		1977.5		mV					
	V <sub>IMAXA2</sub>	V <sub>INI_GFX</sub> = 1.1V, V <sub>SET2</sub> = R <sub>SET2</sub> x I <sub>INJECT2</sub> , I <sub>CCMAXA</sub> = 80A		2187.5							
GFX VR Quick Response On-Time	t <sub>ON_QR_GFX</sub>	$V_{DAC} = 0.75V, V_{SET2} = 0.4V,$ $I_{TONSETA} = 80\mu A$		305		ns					
Temperature Zone											
TSEN Threshold for Tmp_Zone[7] Transition		100% of TEMP_MAX	1.855	1.8725	1.89						
TSEN Threshold for Tmp_Zone[6] Transition		97% of TEMP_MAX	1.8	1.8175	1.835						
TSEN Threshold for Tmp_Zone[5] Transition		94% of TEMP_MAX	1.745	1.7625	1.78	V					
TSEN Threshold for Tmp_Zone[4] Transition		91% of TEMP_MAX	1.69	1.7075	1.725	v					
TSEN Threshold for Tmp_Zone[3] Transition		88% of TEMP_MAX	1.635	1.6525	1.67						
TSEN Threshold for Tmp_Zone[2] Transition		85% of TEMP_MAX	1.58	1.5975	1.615						



Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
TSEN Threshold for Tmp_Zone[1] Transition		82% of TEMP_MAX	1.525	1.5425	1.56	V
TSEN Threshold for Tmp_Zone[0] Transition		75% of TEMP_MAX	1.47	1.4875	1.505	V
Register Update Period	<b>t</b> TSEN			300		μS
ADC						
Latency	t <sub>LAT</sub>				150	μS
Droop Disable						
Droop Disable Throshold	V <sub>DRPDIS_L</sub>	Measure TSENx/ZLLx voltage when current injection is on			3.1	V
Droop Disable Threshold	VDRPDIS_H	Measure TSENx/ZLLx voltage when current injection is on	3.8			V
TSEN Pin Injection Current	INJECT_TSEN			40		μA
TSEN/TSENA Disable						
TSENx Disable	VTSENDIS_L	Measure TSENx/ZLLx voltage when current injection is off			2.5	V
Threshold	V <sub>TSENDIS_H</sub>	Measure TSENx/ZLLx voltage when current injection is off	2.9			v
PWM Output Driving Ca	pability					
PWM3, PWMA2	R <sub>PWM_SRC</sub>			20		0
Source/Sink Resistance	R <sub>PWM_SNK</sub>			10		52
MOSFET Gate Driver						
Upper Driver Source	R <sub>UGATEsr</sub>	V <sub>BOOTx</sub> – V <sub>PHASEx</sub> = 5V, V <sub>BOOTx</sub> – V <sub>UGATEx</sub> = 1V		1		
Upper Driver Sink	R <sub>UGATEsk</sub>	V <sub>UGATE</sub> = 1V		1		
Lower Driver Source	R <sub>LGATEsr</sub>	V <sub>PVCCx</sub> = 5V, V <sub>PVCCx</sub> – V <sub>LGATEx</sub> = 1V		1		Ω
Lower Driver Sink	R <sub>LGATEsk</sub>	V <sub>LGATEx</sub> = 1V		0.5		
Internal Boost Charging Switch On-Resistance	RBOOT	PVCCx to BOOTx		30		

- **Note 1.** Stresses beyond those listed "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.
- Note 2.  $\theta_{JA}$  is measured at  $T_A = 25^{\circ}$ C on a high effective thermal conductivity four-layer test board per JEDEC 51-7.  $\theta_{JC}$  is measured at the exposed pad of the package.
- Note 3. Devices are ESD sensitive. Handling precaution is recommended.
- Note 4. The device is not guaranteed to function outside its operating conditions.
- Note 5. Guaranteed by Design.

### **Typical Application Circuit**





### **Typical Operating Characteristics**





CORE VR OVP and NVP

























### **Application Information**

The RT8885A is a CPU power controller which includes two voltage rails : a 3/2/1 phase synchronous buck controller, the CORE VR, and a 2/1 phase synchronous buck controller, the GFX VR. The IC is compliant with Intel VR12/IMVP7 voltage regulator specification to fulfill Intel's CPU power supply requirements of both CORE and GFX voltage rails. A Serial VID (SVID) interface is built-in the RT8885A to communicate with Intel VR12/IMVP7 compliant CPU.

The RT8885A adopts G-NAVP<sup>™</sup> (Green Native AVP), which is Richtek's proprietary topology derived from finite DC gain compensator with current mode control, making it an easy setting PWM controller, meeting all Intel CPU requirements of AVP (Active Voltage Positioning). The load line can be easily programmed by setting the DC gain of the error amplifier. The RT8885A has fast transient response due to the G-NAVP<sup>™</sup> commanding variable switching frequency. Based on the G-NAVP<sup>™</sup> topology, the IC also features a quick response mechanism for optimized AVP performance during load transient.

The G-NAVP<sup>™</sup> topology also represents a high efficiency system with green power concept. With the G-NAVP<sup>™</sup> topology, the RT8885A becomes a green power controller with high efficiency under heavy load, light load, and very light load conditions. The IC supports mode transition function with various operating states, including multiphase, single phase and diode emulation modes. These different operating states allow the overall power control system to have the lowest power loss. By utilizing the G-NAVP<sup>™</sup> topology, the operating frequency of the RT8885A varies with VID, load, and input voltage to further enhance the efficiency even in CCM.

The built-in high accuracy DAC converts the SVID code ranging from 0.25V to 1.52V with 5mV per step. The RT8885A supports VID on-the-fly function with three different slew rates : Fast, Slow and Decay. The RT8885A also built-in in a high accuracy ADC for some platform setting functions, such as no-load offset or over current level. The controller supports both DCR and sense resistor current sensing. The RT8885A provides VR\_READY and VRA\_READY signals for both CORE VR and GFX VR. It also features complete fault protection function including over voltage, under voltage, negative voltage, over current and under voltage lockout. The RT8885A is available in a WQFN-56L 7x7 small footprint package.

#### **General Loop Functions :**

#### **Precise Reference Current Generation**

The RT8885A includes complicated analog circuits inside the controller. These analog circuits need very precise reference voltage/current to drive these analog devices. The RT8885A will auto generate a 2.14V voltage source at IBIAS pin, and an exact 53.6kΩ resistor is required to be connected between IBIAS and analog ground, as shown in Figure 1. Through this connection, the RT8885A will generate a 40µA current from the IBIAS pin to analog ground, and this 40µA current will be mirrored inside the RT8885A for internal use. Note that other type of connection or other values of resistance applied at the IBIAS pin may cause failure of the RT8885A's functions, such as slew rate control, OFS accuracy, etc. In other words, the IBIAS pin can only be connected with an exact 53.6k $\Omega$  resistor to GND. The resistance accuracy of this resistor is recommended to be 1% or higher.



Figure 1. IBIAS Setting

### **SET1 Pin Setting**

The RT8885A provides SET1 pin for platform users to set CORE VR's functions : initial startup voltage  $V_{INI\_CORE}$ , maximum output current ICCMAX and PWM on-time of quick response for load transient boost.

Figure 2 (a) shows PWM on-time of quick response QR for CORE VR setting with the SET1 pin voltage  $V_{SET1_DIV}$ . When EN pin goes high, the SET1 pin voltage is sensed and held to set PWM on-time of quick response for load transient boost. The SET1 pin voltage  $V_{\text{SET1_DIV}}$  is shown as :

$$V_{\text{SET1}_\text{DIV}} = \text{VCC} \times \frac{R_{\text{SET1}_\text{D}}}{R_{\text{SET1}_\text{U}} + R_{\text{SET1}_\text{D}}}$$
(1)

Figure 2 (b) shows  $V_{INI\_CORE}$  and ICCMAX for CORE VR setting with the SET1 pin voltage difference  $\Delta V_{SET1}$ . After PWM on-time of QR for CORE VR setting, a 40µA is injected into SET1 pin while the SET1 pin voltage difference  $\Delta V_{SET1}$  is sensed and decoded to set initial startup voltage  $V_{INI\_CORE}$  and maximum output current ICCMAX. The SET1 pin voltage difference  $\Delta V_{SET1}$  is shown as :

$$\Delta V_{SET1} = 40 \mu A \times \frac{R_{SET1\_U} \times R_{SET1\_D}}{R_{SET1\_U} + R_{SET1\_D}}$$
(2)



Figure 2 (a). PWM On-Time of Quick Response for CORE VR Setting



Figure 2 (b).  $V_{\mbox{INI}\_\mbox{CORE}}$  and ICCMAX for CORE VR Setting

If  $V_{SET1\_DIV}$  and  $\Delta V_{SET1}$  are determined,  $R_{SET1\_U}$  and  $R_{SET1\_D}$  can be calculated as follows :

$$R_{SET1_U} = \frac{VCC \times \Delta V_{SET1}}{40 \mu A \times V_{SET1_DIV}}$$
(3)

$$R_{SET1_D} = \frac{R_{SET1_U} \times V_{SET1_DIV}}{VCC - V_{SET1_DIV}}$$
(4)

In addition, Richtek provides a Microsoft Excel-based spreadsheet to help design the SET1 resistor network for CORE VR.

### SET2 Pin Setting

The RT8885A provides SET2 pin for platform users to set GFX VR's functions : initial startup voltage  $V_{INI\_GFX}$ , maximum output current ICCMAXA and PWM on-time of quick response for load transient boost.

Figure 3 (a) shows PWM on-time of quick response QR for GFX VR setting with the SET2 pin voltage  $V_{SET2_DIV}$ . When EN pin goes high, the SET2 pin voltage is sensed and held to set PWM on-time of quick response for load transient boost. The SET2 pin voltage  $V_{SET2_DIV}$  is shown as :

$$V_{\text{SET2}_\text{DIV}} = \text{VCC} \times \frac{R_{\text{SET2}_\text{D}}}{R_{\text{SET2}_\text{U}} + R_{\text{SET2}_\text{D}}}$$
(5)

Figure 3 (b) shows V<sub>INI\_GFX</sub> and ICCMAXA for GFX VR setting with the SET2 pin voltage difference  $\Delta V_{SET2}$ . After PWM on-time of QR for GFX VR setting, a 40µA is injected into SET2 pin while the SET2 pin voltage difference  $\Delta V_{SET2}$  is sensed and decoded to set initial startup voltage V<sub>INI\_GFX</sub> and maximum output current ICCMAXA. The SET2 pin voltage difference  $\Delta V_{SET2}$  is shown as :

$$\Delta V_{\text{SET2}} = 40 \mu A \times \frac{R_{\text{SET2}} \vee R_{\text{SET2}}}{R_{\text{SET2}} \vee R_{\text{SET2}}}$$
(6)



Figure 3 (a). PWM On-Time of Quick Response for GFX VR Setting





 Copyright ©2014 Richtek Technology Corporation. All rights reserved.
 RICHTEK is a registered trademark of Richtek Technology Corporation.

 www.richtek.com
 DS8885A-01
 January 2014

## RT8885A

If  $V_{SET2\_DIV}$  and  $\Delta V_{SET2}$  are determined,  $R_{SET2\_U}$  and  $R_{SET2\_D}$  can be calculated as follows :

$$R_{SET2\_U} = \frac{VCC \times \Delta V_{SET2}}{40\mu A \times V_{SET2\_DIV}}$$
(7)

$$R_{SET2_D} = \frac{R_{SET2_U} \times V_{SET2_DIV}}{VCC - V_{SET2_DIV}}$$
(8)

In addition, Richtek provides a Microsoft Excel-based spreadsheet to help design the SET2 resistor network for GFX VR.

### **RSET/OFS Pin Setting**

The RT8885A provides RSET/OFS pin for platform users to set CORE VR's functions : internal compensation ramp factor for control loop, output voltage offset and forced-DEM operation.

Figure 4 (a) shows output voltage offset for CORE VR setting with the RSET/OFS pin voltage  $V_{RSET_DIV}$ . When EN pin goes high, the RSET/OFS pin voltage is sensed and held to set output voltage offset for CORE VR. The RSET/OFS pin voltage  $V_{RSET_DIV}$  is shown as :

$$V_{RSET_DIV} = VCC \times \frac{R_{RSET_D}}{R_{RSET_U} + R_{RSET_D}}$$
(9)

Figure 4 (b) shows internal compensation ramp factor and forced-DEM operation for CORE VR setting with the RSET/OFS pin voltage difference  $\Delta V_{RSET}$ . After output voltage offset for CORE VR setting, a 40µA is injected into RSET/OFS pin while the RSET/OFS pin voltage difference  $\Delta V_{RSET}$  is sensed and decoded to set internal compensation ramp factor and forced-DEM operation. The RSET/OFS pin voltage difference  $\Delta V_{RSET}$  is shown as :

$$\Delta V_{RSET} = 40 \mu A \times \frac{R_{RSET} \cup \times R_{RSET} D}{R_{RSET} \cup + R_{RSET} D}$$
(10)







Figure 4 (b). Internal Compensation Ramp Factor and Forced-DEM Operation for CORE VR Setting

If  $V_{RSET_DIV}$  and  $\Delta V_{RSET}$  are determined,  $R_{RSET_U}$  and  $R_{RSET_D}$  can be calculated as follows :

$$R_{RSET_U} = \frac{VCC \times \Delta V_{RSET}}{40\mu A \times V_{RSET_DIV}}$$
(11)

$$R_{RSET_D} = \frac{R_{RSET_U} \times V_{RSET_DIV}}{VCC - V_{RSET_DIV}}$$
(12)

In addition, Richtek provides a Microsoft Excel-based spreadsheet to help design the RSET/OFS resistor network for CORE VR.

### **RSETA/OFSA Pin Setting**

The RT8885A provides RSETA/OFSA pin for platform users to set GFX VR's functions : internal compensation ramp factor for control loop, output voltage offset and forced-DEM operation.

Figure 5 (a) shows output voltage offset for GFX VR setting with the RSETA/OFSA pin voltage  $V_{RSETA_DIV}$ . When EN pin goes high, the RSETA/OFSA pin voltage is sensed and held to set output voltage offset for GFX VR. The RSETA/OFSA pin voltage  $V_{RSETA_DIV}$  is shown as :

$$V_{RSETA\_DIV} = VCC \times \frac{R_{RSETA\_D}}{R_{RSETA\_U} + R_{RSETA\_D}}$$
(13)

Figure 5 (b) shows internal compensation ramp factor and forced-DEM operation for GFX VR setting with the RSETA/ OFSA pin voltage difference  $\Delta V_{RSETA}$ . After output voltage offset for GFX VR setting, a 40µA is injected into RSETA/ OFSA pin while the RSETA/OFSA pin voltage difference  $\Delta V_{RSETA}$  is sensed and decoded to set internal compensation ramp factor and forced-DEM operation. The RSETA/OFSA pin voltage difference  $\Delta V_{RSETA}$  is shown as:

$$\Delta V_{\text{RSETA}} = 40 \mu A \times \frac{R_{\text{RSETA}} U \times R_{\text{RSETA}} D}{R_{\text{RSETA}} U + R_{\text{RSETA}} D}$$
(14)

Copyright ©2014 Richtek Technology Corporation. All rights reserved. **RICHTEK** is a registered trademark of Richtek Technology Corporation. DS8885A-01 January 2014 www.richte



Figure 5 (a). Output Voltage Offset for GFX VR Setting



Figure 5 (b). Internal Compensation Ramp Factor and Forced-DEM Operation for GFX VR Setting

If  $V_{RSETA\_DIV}$  and  $\Delta V_{RSETA}$  are determined,  $R_{RSETA\_U}$  and  $R_{RSETA\_D}$  can be calculated as follows :

$$R_{RSETA}U = \frac{VCC \times \Delta V_{RSETA}}{40\mu A \times V_{RSETA}DIV}$$
(15)

$$R_{RSETA_D} = \frac{R_{RSETA_U} \times V_{RSETA_DIV}}{VCC - V_{RSETA_DIV}}$$
(16)

In addition, Richtek provides a Microsoft Excel-based spreadsheet to help design the RSETA/OFSA resistor network for GFX VR.

### **OCSET Pin Setting**

The RT8885A provides OCSET pin for platform users to set CORE VR and GFX VR over current protection thresholds.

Figure 6 (a) shows CORE VR's summed total over current protection SUM\_OCP threshold and per phase over current protection PH\_OCP threshold setting with the OCSET pin voltage V<sub>OCSET\_DIV</sub>. When EN pin goes high, the OCSET pin voltage is sensed, held and decoded to set SUM\_OCP and PH\_OCP thresholds for CORE VR. The OCSET pin voltage V<sub>OCSET\_DIV</sub> is shown as :

$$V_{OCSET_DIV} = VCC \times \frac{R_{OCSET_D}}{R_{OCSET_U} + R_{OCSET_D}}$$
(17)

Figure 6 (b) shows GFX VR's summed total over current protection SUM\_OCP threshold and per phase over current protection PH\_OCP threshold setting with the OCSET pin voltage difference  $\Delta V_{OCSET}$ . After CORE VR over current protection thresholds setting, a 40µA is injected into OCSET pin while the OCSET pin voltage difference  $\Delta V_{OCSET}$  is sensed and decoded to set SUM\_OCP and PH\_OCP thresholds for GFX VR. The OCSET pin voltage difference  $\Delta V_{OCSET}$  is shown as :

$$\Delta V_{OCSET} = 40 \mu A \times \frac{R_{OCSET} \ U \times R_{OCSET} \ D}{R_{OCSET} \ U + R_{OCSET} \ D}$$
(18)



### Figure 6 (a). CORE VR SUM\_OCP and PH\_OCP Thresholds Setting



### Figure 6 (b). GFX VR SUM\_OCP and PH\_OCP Thresholds Setting

If  $V_{OCSET\_DIV}$  and  $\Delta V_{OCSET}$  are determined,  $R_{OCSET\_U}$  and  $R_{OCSET\_D}$  can be calculated as follows :

$$R_{OCSET_U} = \frac{VCC \times \Delta V_{OCSET}}{40\mu A \times V_{OCSET_DIV}}$$
(19)

$$R_{OCSET_D} = \frac{R_{OCSET_U} \times V_{OCSET_DIV}}{VCC - V_{OCSET_DIV}}$$
(20)

In addition, Richtek provides a Microsoft Excel-based spreadsheet to help design the OCSET resistor network for both VRs.

Copyright ©2014 Richtek Technology Corporation. All rights reserved. **RICHTEK** is a registered trademark of Richtek Technology Corporation.

## RICHTEK

### **VREF/QRTH Pin Setting**

The VREF/QRTH pin provides two functions: providing fixed 0.6V reference voltage output during normal operation of VR controller and programming the quick response trigger thresholds (QRTH) for CORE VR and GFX VR.

Figure 7 (a) shows CORE VR and GFX VR QRTH setting with the VREF/QRTH pin voltage  $V_{QRTH_DIV}$ . When the rising edge of EN pin goes high, the VREF/QRTH pin voltage  $V_{QRTH_DIV}$  is sensed and decoded to set QRTH for CORE VR and GFX VR. The VREF/QRTH pin voltage  $V_{QRTH_DIV}$  is shown as :

$$V_{QRTH_DIV} = V_{CC} \times \frac{R_{QRTH_D}}{R_{QRTH_U} + R_{QRTH_D}}$$
(21)

Figure 7 (b) shows the illustration of 0.6V regulation at the VREF/QRTH pin during the normal operation of VR controller after EN pin goes high. Due to the design margin of the internal voltage regulator, the sink current through the VREF/QRTH pin should be under  $300\mu$ A and source current through the VREF/QRTH pin should be under  $80\mu$ A.

$$I_{VREF} = \pm \left| \frac{V_{CC} - 0.6V}{R_{QRTH_U}} - \frac{0.6V}{R_{QRTH_D}} \right|$$
(22)



Figure 7 (a). CORE VR and GFX VR QRTH Setting





If  $V_{\text{QRTH}\_\text{DIV}}$  and  $I_{\text{VREF}}$  are determined,  $R_{\text{QRTH}\_\text{U}}$  and  $R_{\text{QRTH}\_\text{D}}$  can be calculated as follows :

$$R_{QRTH_U} = \left| \frac{V_{CC}}{I_{VREF}} \times \left( 1 - \frac{0.6V}{V_{QRTH_DIV}} \right) \right|$$
(23)

$$R_{QRTH_D} = \frac{V_{QRTH_DIV}}{(V_{CC} - V_{QRTH_DIV})} \times R_{QRTH_U}$$
(24)

In the application circuit, the  $C_{VREF}$  is used to stabilize the internal voltage regulator at VREF/QRTH pin, as in shown Figure 8. Therefore, the capacitance of  $C_{VREF}$  must be greater than 0.1µF and the maximum capacitance of this capacitor is 2.2µF. However, this capacitance should be chosen carefully due to the pin setting accuracy.



Figure 8. Illustration of Capacitor  $C_{VREF}$  at VREF/QRTH Pin

In order to ensure the voltage on VREF/QRTH pin has been settled when the rising edge of EN pin goes high for pin setting accuracy, the equivalent RC time constant at this pin should be under 2ms as shown in follows :

$$5 \times R_{QUTH_EQU} \times C_{VREF} < 2ms$$
 (25)

$$R_{QRTH}_{EQU} = \frac{V_{QRTH}_{U} \times R_{QRTH}_{D}}{V_{QRTH}_{U} + R_{QRTH}_{D}}$$
(26)

In addition, Richtek provides a Microsoft Excel-based spreadsheet to help design the VREF/QRTH resistor network for both VRs.

### **TSEN/ZLL Pin Setting**

The TSEN/ZLL pin provides two functions for CORE VR : thermal monitor input, and droop enable/disable setting.

Figure 9 (a) shows CORE VR droop enable/disable setting with the TSEN/ZLL pin voltage difference  $\Delta V_{TSEN}$ . When EN pin goes high, a 40µA is injected into TSEN/ZLL pin. If the TSEN/ZLL pin voltage difference  $\Delta V_{TSEN}$  is greater than 3.8V, CORE VR droop is disabled. If not CORE VR droop



is enabled. The TSEN/ZLL pin voltage difference  $\Delta V_{\text{TSEN}}$  is shown as :

$$\Delta V_{\text{TSEN}} = 40 \mu A \times \frac{R_{\text{TSEN}_3} \times R_{\text{TSEN}_EQU}}{R_{\text{TSEN}_3} + R_{\text{TSEN}_EQU}}$$
(27)

where 
$$R_{TSEN}_{EQU} = \frac{R_{TSEN}_{1} \times R_{TSEN}_{NTC}}{R_{TSEN}_{1} + R_{TSEN}_{NTC}} + R_{TSEN}_{2}$$

Figure 9 (b) shows CORE VR thermal monitor function enable/disable setting with the TSEN/ZLL pin voltage  $V_{TSEN_DIV}$ . After CORE VR droop enable/disable setting, the TSEN/ZLL pin voltage  $V_{TSEN_DIV}$  is sensed and held. If the TSEN/ZLL pin voltage  $V_{TSEN_DIV}$  is greater than 2.9V, CORE VR thermal monitor function is disabled. If not CORE VR thermal monitor function is enabled. The TSEN/ ZLL pin voltage  $V_{TSEN_DIV}$  is shown as :

$$V_{\text{TSEN}_{\text{DIV}}} = \text{VCC} \times \frac{R_{\text{TSEN}_3}}{R_{\text{TSEN}_3} + R_{\text{TSEN}_{\text{EQU}}}}$$
(28)









If  $V_{TSEN_{DIV}}$  and  $\Delta V_{TSEN}$  are determined,  $R_{TSEN_{EQU}}$  and  $R_{TSEN_3}$  can be calculated as follows :

$$R_{TSEN\_EQU} = \frac{VCC \times \Delta V_{TSEN}}{40\mu A \times V_{TSEN\_DIV}}$$
(29)

 $R_{TSEN_3} = \frac{R_{TSEN\_EQU} \times V_{TSEN\_DIV}}{VCC - V_{TSEN\_DIV}}$ (30)

#### **TSENA/ZLLA Pin Setting**

The TSENA/ZLLA pin provides two functions for GFX VR : thermal monitor input, and droop enable/disable setting.

Figure 10 (a) shows GFX VR droop enable/disable setting with the TSENA/ZLLA pin voltage difference  $\Delta V_{TSENA}$ . When EN pin goes high, a 40µA is injected into TSENA/ZLLA pin. If the TSENA/ZLLA pin voltage difference  $\Delta V_{TSENA}$  is greater than 3.8V, GFX VR droop is disabled. If not GFX VR droop is enabled. The TSENA/ZLLA pin voltage difference  $\Delta V_{TSENA}$  is shown as :

$$\Delta V_{TSENA} = 40\mu A \times \frac{R_{TSENA\_3} \times R_{TSENA\_EQU}}{R_{TSENA\_3} + R_{TSENA\_EQU}}$$
(31)  
where  $R_{TSENA\_EQU} = \frac{R_{TSENA\_1} \times R_{TSENA\_EQU}}{R_{TSENA\_1} + R_{TSENA\_NTC}} + R_{TSENA\_2}$ 

Figure 10 (b) shows GFX VR thermal monitor function enable/disable setting with the TSENA/ZLLA pin voltage  $V_{TSENA_DIV}$ . After GFX VR droop enable/disable setting, the TSENA/ZLLA pin voltage  $V_{TSENA_DIV}$  is sensed and held. If the TSENA/ZLLA pin voltage  $V_{TSENA_DIV}$  is greater than 2.9V, GFX VR thermal monitor function is disabled. If not GFX VR thermal monitor function is enabled. The TSENA/ZLLA pin voltage  $V_{TSENA_DIV}$  is shown as :







**Disable Setting** 

If  $V_{TSENA\_DIV}$  and  $\Delta V_{TSENA}$  are determined,  $R_{TSENA\_EQU}$  and  $R_{TSENA\_3}$  can be calculated as follows :

$$R_{TSENA\_EQU} = \frac{VCC \times \Delta V_{TSENA}}{40\mu A \times V_{TSENA\_DIV}}$$
(33)

$$R_{TSENA_3} = \frac{R_{TSENA\_EQU} \times V_{TSENA\_DIV}}{VCC - V_{TSENA\_DIV}}$$
(34)

#### **VINITAL Setting**

The initial startup voltage of the RT8885A can be set by platform users through the SET1 and the SET2 pins. Refer to the SET1 and SET2 pin setting section and Table 3 and Table 4, platform users can set the  $V_{INI\_CORE}$  and  $V_{INI\_GFX}$ . For example, choose VCC = 5V,  $V_{INI\_CORE}$  = 1V, ICCMAX = 53A and  $T_{ON\_QR}$  =  $T_{ON}$ , then solve for  $R_{SET1\_U}$  and  $R_{SET1\_D}$ 

$$R_{SET1_U} = \frac{VCC \times \Delta V_{SET1}}{40\mu A \times V_{SET1_DIV}}$$

$$= \frac{5V \times 1207.5mV}{40\mu A \times 0.4V} = 377.34k\Omega \qquad (35)$$

$$R_{SET1_D} = \frac{V_{SET1_U} \times V_{SET1_DIV}}{VCC - V_{SET1_DIV}}$$

$$= \frac{377.34k\Omega \times 0.4V}{5V_{C} - 0.4V} = 32.81k\Omega \qquad (36)$$

#### Start-Up Sequence

The RT8885A utilizes an internal soft-start sequence which strictly follows Intel VR12/IMVP7 start-up sequence specifications. After POR and EN go high, the controller considers all the power inputs ready and enters start-up sequence. If V<sub>INITAL</sub> = 0V, V<sub>OUT</sub> is programmed to stay at 0V for 2ms waiting for SVID command as shown in Figure 11 (a). If  $V_{INITAL} \neq 0V$ ,  $V_{OUT}$  will ramp up to  $V_{INITAL}$  voltage (which is not zero) immediately after both POR go high and EN go high as shown in Figure 11 (b). After VOUT reaches target VINITAL, VOUT will stay at VINITAL waiting for SVID command. After the RT8885A receives a valid VID code (typically SetVID Slow command), VOUT will ramp up to the target voltage with specified slew rate (see section "Data and Configuration Register"). After VOUT reaches target voltage (VID voltage for VINITAL = 0 or VINITAL for  $V_{INITAL} \neq 0$ ), the RT8885A will send out VR\_READY signal to indicate that the power state of the RT8885A is ready. The VR ready circuit is an open-drain structure, so a pull-up resistor connected to a voltage source is required.



Figure 11 (a). Power Sequence for the RT8885A (VINITIAL = VINITIALA = 0V)

Copyright ©2014 Richtek Technology Corporation. All rights reserved. **RICHTEK** is a registered trademark of Richtek Technology Corporation.







Figure 11 (b). Power Sequence for the RT8885A ( $V_{INITIAL} \neq 0V$ ,  $V_{INITIALA} \neq 0V$ )

#### **Power Down Sequence**

Similar to the start-up sequence, the RT8885A also utilizes a soft shutdown mechanism during turn-off. After EN goes low, the internal reference voltage (positive terminal of compensation EA) starts ramping down with 3.125mV/µs slew rate, and V<sub>OUT</sub> will follow the reference voltage to 0V. After V<sub>OUT</sub> drops below 0.2V, the RT8885A will be shut down and all functions (drivers) are disabled. The VR READY and VRA READY will be pulled down immediately after POR goes low or EN goes low.

### **CORE VR**

#### **Active Phase Determination : Before EN**

The number of active phases is determined by the internal circuitry that monitors the ISENxN voltages during startup. Normally, the CORE VR operates as a 3-phase PWM controller. Setting ISEN3N to VCC before power on can program a 2-phase operation, and pulling ISEN2N, and setting ISEN2N, and ISEN3N to VCC before power on can program a 1-phase operation. Before EN, CORE VR detects whether the voltages of ISEN2N and ISEN3N are higher than "VCC – 0.5V" respectively to decide how many phases should be active. Phase selection is only active during EN. When EN = high, the number of active phases is determined and latched. The unused ISENxP pins are recommended to be connected to VCC and unused PWM pins can be left floating.

### Loop Control

The CORE VR adopts Richtek's proprietary G-NAVP<sup>™</sup> topology. G-NAVP<sup>™</sup> is based on the finite gain peak current mode with CCRCOT (Constant Current Ripple Constant On-Time) topology. The output voltage, VOUT CORE will decrease with increasing output load current. The control loop consists of PWM modulators with power stages, current sense amplifiers and an error amplifier as shown in Figure 12.

Similar to the peak current mode control with finite compensator gain, the HS\_FET on-time is determined by CCRCOT on-time generator. When load current increases, V<sub>CS</sub> increases, the steady state COMP voltage also increases and induces V<sub>OUT CORE</sub> to decrease, thus achieving AVP. A near-DC offset canceling is added to the output of EA to eliminate the inherent output offset of finite gain peak current mode controller.

Copyright ©2014 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation. www.richtek.com



Figure 12. CORE VR : Simplified Schematic for Droop and Remote Sense in CCM

### **TON Setting**

High frequency operation optimizes the application for the smaller component size, trading off efficiency due to higher switching losses. This may be acceptable in ultra portable devices where the load currents are lower and the controller is powered from a lower voltage supply. Low frequency operation offers the best overall efficiency at the expense of component size and board space. Figure 13 shows the On-Time setting Circuit. Connect a resistor (R<sub>TON</sub>) between V<sub>IN CORE</sub> and TONSET to set the on-time of UGATE :

$$t_{ON} (0.5V < V_{DAC} < 1.2V) = \frac{24.4 \times 10^{-12} \times R_{TON}}{V_{IN} - V_{DAC}} (37)$$

where  $t_{ON}$  is the UGATE turn on period,  $V_{IN \ CORE}$  is the input voltage of the CORE VR, and V<sub>DAC</sub> is the DAC voltage.



Figure 13. CORE VR : On-Time Setting with RC Filter

When V<sub>DAC</sub> is larger than 1.2V, the equivalent switching frequency may be over 500kHz, and this too fast switching frequency is unacceptable. Therefore, the CORE VR implements a pseudo constant frequency technology to avoid this disadvantage of CCRCOT topology. When VDAC is larger than 1.2V, the on-time equation will be modified to:

$$t_{ON} (V_{DAC} > 1.2V) = \frac{20.33 \times 10^{-12} \times R_{TON} \times V_{DAC}}{V_{IN} - V_{DAC}} (38)$$

On-time translates only roughly to switching frequencies. For better efficiency of the given load range, the maximum switching frequency is suggested to be :

$$f_{SW(MAX)} \cong \frac{1}{(t_{ON} - 60ns) + \left(\frac{IccTDC}{N} \times R_{ON\_LS-FET(MAX)}\right) \times 50ns} \times \frac{V_{DAC\_PS0} + \frac{IccTDC}{N} \times \left(DCR + R_{ON\_LS-FET(MAX)} - N \times R_{DROOP}\right)}{\left[V_{IN(MAX)} + \frac{I_{CC}TDC}{N} \times \left(R_{ON\_LS-FET(MAX)} - R_{ON\_HS-FET(MAX)}\right)\right]}$$
(39)

where  $f_{S(MAX)}$  is the maximum switching frequency,  $V_{DAC PS0}$  is the test VID of application at PS0 for turbo mode or HFM, V<sub>IN(MAX)</sub> is the maximum application input voltage, IccTDC is the thermal design current of application, N is the phase number, RON HS-FET(MAX) is the maximum equivalent high side FET RDS(ON), RON LS-FET(MAX) is the maximum equivalent low side FET RDS(ON), DCR is the inductor DCR, and R<sub>DROOP</sub> is the load line setting.

#### **Current Sense Setting**

The current sense topology of the CORE VR is continuous inductor current sensing. Therefore, the controller has less noise sensitive. Low offset amplifiers are used for current balance, loop control and over current detection. The ISENxP and ISENxN pins denote the positive and negative input of the current sense amplifier of each phase.

Users can either use a current sense resistor or the inductor's DCR for current sensing. Using the inductor's DCR allows higher efficiency as shown in Figure 14.



Figure 14. CORE VR : Lossless Inductor Sensing

In order to optimize transient performance,  $R_X$  and  $C_X$  must be set according to the equation below :

$$\frac{L}{DCR} = R_X \times C_X \tag{40}$$

Then the proportion between the phase current  $I_{\text{L}}$  and the sensed current  $I_{\text{SENxN}}$  can be described as below :

$$I_{SENxN} = I_{L} \times \frac{DCR}{R_{CSx}}$$
(41)

where  $R_{CSx}$  only an exact  $680\Omega$  sense resistor. The resistance accuracy of  $R_{CSx}$  is recommended to be 1% or higher.

In addition to considering the inductance tolerance, the resistor  $R_X$  has to be tuned on board by examining the transient voltage. If the output voltage transient has an initial dip below the minimum load line requirement and the recovery is too fast causing a ring back. Vice versa, with a resistance too large the output voltage transient has only a small initial dip with a slow recovery.

Using current sense resistor in series with the inductor can have better accuracy, but the efficiency is a trade-off. Considering the equivalent inductance ( $L_{ESL}$ ) of the current sense resistor, an RC filter is recommended. The RC filter calculation method is similar to the above mentioned inductor DCR sensing method.

### **Current Monitoring and Current Reporting**

The RT8885A provides the current monitor function for CORE VR. IMON pin reports CORE VR inductor current.

The IMON pin outputs a high-speed analog current source that is 1 time of the summed current. Thus  $I_{\rm IMON}$  can be described as below :

$$I_{\rm IMON} = \sum I_{\rm SENxN} \tag{42}$$

The RT8885A monitors the IMON pin voltage and considers that CORE VR has reached ICCMAX when IMON pin voltage is 2.392V.

As Figure 12 shows, a resistor  $R_{IMON}$  is connected between the IMON pin and VREF pin. Through the  $R_{IMON}$  to convert the IMON pin current to voltage. The voltage of IMON pin is expressed in Equation 43 :

$$V_{IMON} = I_{IMON} \times R_{IMON} + 0.6 \tag{43}$$

Rewriting Equations 41 and 42 gives Equation 44 :

$$I_{\rm IMON} = \frac{\rm DCR}{\rm R_{\rm CSx}} \times I_{\rm LOAD} \tag{44}$$

Substitution of Equation 44 into Equation 43 gives Equation 45 :

$$V_{IMON} = \frac{DCR}{R_{CSx}} \times I_{LOAD} \times R_{IMON} + 0.6$$
(45)

Rewriting Equation 45 and application of full load condition gives Equation 46 :

$$R_{\rm IMON} = \frac{R_{\rm CSx}}{\rm DCR} \times \frac{(V_{\rm IMON} - 0.6)}{I_{\rm LOAD}}$$
(46)

For example, given  $R_{CSx} = 680\Omega$ , DCR =  $0.82m\Omega$ ,  $V_{IMON} = 2.392V$  at  $I_{LOAD(MAX)} = 53A$ , Equation 46 gives  $R_{IMON} = 28k\Omega$ .

In addition, Richtek provides a Microsoft Excel-based spreadsheet to help design the IMON resistor network with temperature compensation for CORE VR.

### **Droop Setting**

It's very easy to achieve Active Voltage Positioning (AVP) by properly setting the error amplifier gain due to the native droop characteristics. This target is to have

$$V_{OUT} = V_{DAC} - I_{LOAD} \times R_{DROOP}$$
(47)

Then solving the switching condition  $V_{COMP2} = V_{CS}$  in Figure 12 yields the desired error amplifier gain as

$$A_{V} = \frac{R2}{R1} = \frac{G_{I}}{R_{DROOP}}$$
(48)

where  $R_{DROOP}$  is the equivalent load line resistance as well as the desired static output impedance.

The summed current sense gain G<sub>I</sub> as

$$G_{I} = \frac{R_{SENSE}}{R_{CSx}} \times R_{IMON} \times \frac{1}{3}$$
(49)

where  $R_{SENSE}$  is the current-sense resistor. If no external sense resistor present, it is the DCR of the inductor.  $R_{CSx}$  is the sense resistor.  $R_{IMON}$  is the equivalent resistance of temperature dependent resistor.

### **Droop Disable**

Refer to the TSEN pin setting section, disabling the CORE VR droop can be set by platform users through the TSEN pin.

### **Loop Compensation**

Optimized compensation of the CORE VR allows for best possible load step response of the regulator's output. A type-I compensator with one pole and one zero is adequate

46

for proper compensation. Figure 12 shows the compensation circuit. Prior design procedure shows how to select the resistive feedback components for the error amplifier gain. Next, C1 and C2 must be calculated for compensation. The target is to achieve constant resistive output impedance over the widest possible frequency range.

The pole frequency of the compensator must be set to compensate the output capacitor ESR zero :

$$f_{p} = \frac{1}{2\pi \times C \times R_{C}}$$
(50)

where C is the capacitance of output capacitor, and  $\mathsf{R}_\mathsf{C}$  is the ESR of output capacitor. C2 can be calculated as follows :

$$C2 = \frac{C \times R_C}{R^2}$$
(51)

The zero of compensator has to be placed at half of the switching frequency to filter the switching related noise. Such that,

$$C1 = \frac{1}{R1 \times \pi \times f_{SW}}$$
(52)

### **Differential Remote Sense Setting**

The CORE VR includes differential, remote-sense inputs to eliminate the effects of voltage drops along the PC board traces, CPU internal power routes and socket contacts. Figure 15 shows the CORE VR differential remote voltage sense connection. The CPU contains ondie sense pins,  $V_{CC\_SENSE}$  and  $V_{SS\_SENSE}$ . Connect RGND to  $V_{SS\_SENSE}$ . Connect FB to  $V_{CC\_SENSE}$  with a resistor to build the negative input path of the error amplifier. The  $V_{DAC}$  and the precision voltage reference are referred to RGND for accurate remote sensing.



Sense Connection

#### **Current Balance**

The CORE VR implements internal current balance mechanism in the current loop. The CORE VR senses and compares per-phase current signal with average current. If the sensed current of any particular phase is larger than average current, the on-time of this phase will be adjusted to be shorter.

### No Load Offset (SVID & Platform)

The CORE VR features no load offset function which provides the possibility of wide range positive offset of output voltage. The no-load offset function can be implemented through the SVID interface or RSET/OFS pin. Users can disable pin offset function by simply connecting RSET/OFS pin to GND. The RT8885A will latch the RSET/OFS status after EN goes high.

If pin offset function is enabled, then the output voltage is  $V_{OUT\_CORE} = V_{DAC} - I_{LOAD} \times R_{DROOP}$ (50)

$$+ V_{SVID-OFS} + V_{PIN-OFS}$$
 (53)

If not the output voltage is

 $V_{OUT\_CURE} = V_{DAC} - I_{LOAD} \times R_{DROOP} + V_{SVID\_OFS}$ (54) The pin offset voltage is set by the divider voltage on RSET/ OFS pin. The linear range of offset pin voltage is from 1V to 1.4V. The pin offset voltage can be calculated as below:  $V_{PIN\_OFS} = V_{OFS} - 1.2V$ (55) For example, supplying 1.3V at RSET/OFS pin will achieve 100mV offset at the output.

### **Operation Mode Transition**

The RT8885A supports operation mode transition function at the CORE VR for the SetPS command of Intel's VR12/ IMVP7 CPU. The default operation mode of the CORE VR is PS0, which is full phase CCM operation. Other operation modes include PS1 (single phase CCM operation) and PS2 (single phase DEM operation).

After receiving SetPS command, the CORE VR will immediately change to the new operation state. When the CORE VR receives SetPS command of PS1 operation mode, the CORE VR operates as a single phase CCM controller, and only channel 1 is active. The CORE VR will disable phase 2 and phase 3 by disabling Internal PWM logic drivers at UGATE2, LGATE2 and PWM3 pins (UGATE2 = 0V, LGATE2 = 0V, PWM3 = high impedance state). Therefore, the external driver which supports tristate shutdown is required for compatibility with PS1 operation mode.

Copyright ©2014 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

When the CORE VR receives SetPS command of PS2 operation mode, the CORE VR operates as a single phase DCM controller, and only channel 1 is active with diode emulation operation. The CORE VR will disable phase 2 and phase 3 by disabling Internal PWM logic drivers at UGATE2, LGATE2 and PWM3 pins (UGATE2 = 0V, LGATE2 = 0V, PWM = high impedance state). Therefore, the external driver which support tri-state shutdown is required for compatibility with PS2 operation state.

If the CORE VR receives dynamic VID change command (SetVID), the CORE VR will automatically enter PS0 operation mode and all phases will be activated. After V<sub>OUT\_CORE</sub> reaches target voltage, the CORE VR will stay at PS0 state. VR will ignore any former SetPS command that CPU issues and asks CORE VR to be forced into PS1 or PS2 operation states during dynamic VID process.

#### **Dynamic VID Enhancement**

During a dynamic VID transition, the charging (dynamic VID up) or discharging (dynamic VID down) current causes unwanted load-line effect which degrades the setting time performance. In order to improve dynamic VID transition performance, the RT8885A provides internal<sup>TM</sup> DVID compensation function, as shown in Figure 16.

A switch (called DVID switch) turns on to observe sensed current when the controller is normal operation. During a dynamic VID transition, the switch turns off to hold sensed current to compensate the charging or discharging current effect. Therefore, the output voltage can be adjusted to the target value more quickly.



Figure 16. Internal<sup>™</sup> DVID Compensation Function

### **Ramp Amplitude Adjust**

When the CORE VR enters PS2 operation mode, the internal ramp of CORE VR will be modified for the reason of stability. In case of smooth transition into PS2, the

CCM ramp amplitude should be designed properly. The RT8885A provides RSET pin for platform users to set the ramp amplitude of the CORE VR in CCM. The criterion is to set the ramp amplitude proportional to the on-time. The equation will be :

$$21.6 \times 10^{-7} = t_{ON} \times (V_{IN} - V_{DAC}) \\ \times [1 + (16 - Ramp Factor) \times 2.95\%]$$
(56)

where  $21.6 \times 10^{-7}$  is an internal coefficient of analog circuit. According to Equation 56 and Table 5, the ramp factor equation can be simplified to :

Ramp Factor = 
$$16 - \frac{\frac{8.85 \times 10^4}{R_{TON}} - 1}{2.95\%}$$
 (57)

### Thermal Monitoring and Temperature Reporting

The CORE VR provides thermal monitoring function via sensing TSEN pin voltage. Through the voltage divider resistors, R1, R<sub>NTC</sub>, R2, and R3, the voltage of TSEN will be proportional to VR temperature as shown in Figure 17. When VR temperature rises, TSEN voltage also rises. The ADC circuit of the CORE VR monitors the voltage variation at the TSEN pin from 1.4875V to 1.8725V with 55mV resolution. This voltage is then decoded into digital format and stored into Temperature\_Zone register.



Figure 17. CORE VR : Thermal Monitoring Circuit

To meet Intel's VR12/IMVP7 specification, platform users have to set the TSEN voltage to meet the temperature variation of VR from 75% to 100% VR max temperature. For example, if the VR max temperature is 100°C, platform users have to set the TSEN voltage to be 1.5425V when VR temperature reaches 82°C and 1.8725V when VR temperature reaches 100°C. Detailed voltage setting versus temperature variation is shown in Table 8. The thermometer code is implemented in Temperature\_Zone register.

VRHOT	SVID Thermal Alert	Comparator Trip Points Temperatures Scaled to maximum = 100% Voltage Represents Assert bit Minimum Level							
b7	b6	b5	b5 b4 b3 b2 b1 k						
100%	97%	94%	91%	88%	85%	82%	75%		
1.8725V	1.8175V	1.7625V	1.7075V	1.6525V	1.5975V	1.5425V	1.4875V		

Table 8. Temperature\_Zone Register

The VRHOT pin is an open-drain structure that sends out active low VRHOT signal. When b6 of Temperature Zone register asserts to 1 (when TSEN voltage rises above 1.8175V), the ALERT signal will be asserted to low, which is so-called SVID thermal alert. In the mean time, the CORE VR will assert bit 1 data to 1 in Status 1 register. The ALERT assertion will be de-asserted when b5 of Temperature Zone register is de-asserted from 1 to 0 (which means TSEN voltage falls under 1.7625V), and bit 1 of Status 1 register will also be cleared to 0. The bit 1 assertion of Status 1 is not latched and cannot be cleared by GetReg command. When b7 of Temperature\_Zone register asserts to 1 (when TSEN voltage rises above 1.8725V), the VRHOT signal will be asserted to low. The VRHOT assertion will be de-asserted when b6 of Temperature Zone register is de-asserted from 1 to 0 (which means TSEN voltage falls under 1.8175V). It is typically recommended to connect a pull-up resistor from the VRHOT pin to a voltage source.

### **Quick Response**

The RT8885A utilizes a quick response feature to support heavy load current demand during instantaneous load transient.

The controller monitors the abrupt VSEN pin voltage droop to trigger QR pulse generation circuit, as shown in Figure 18. At steady state, the VSEN pin voltage droop cannot trigger a quick response circuit. When this abrupt voltage droop is lower than the QR trigger threshold level, the QR circuit will be triggered. When quick response is triggered, the quick response circuit will generate a quick response pulse. The internal quick response pulse generation circuit is similar to the on-time generation circuit. After generating a quick response pulse, the pulse is then applied to the on-time generation circuit, and all the active phases' ontimes will be overridden by the quick response pulse. Moreover, the quick response trigger threshold level, QR\_TH, is set by VREF/QRTH pin, and the quick response pulse width, QR\_TON, is set by SET1 pin. The detailed pins setting refers to the VREF/QRTH and SET1 pin setting section.





#### **Over Current Protection**

The RT8885A provides summed total over current and per phase over current protections.

The controller determines summed total over current protection SUM\_OCP by comparing the  $I_{IMON}$  with SUM\_OCP threshold whose setting refers to the OCSET pin setting section. It declares SUM\_OCP when  $I_{IMON}$  is above the SUM\_OCP threshold for 40µs. When  $I_{IMON}$  is above the SUM\_OCP threshold for 40µs, it declares SUM\_OCP. Therefore, latched SUM\_OCP forces PWM into high impedance, which disables internal PWM logic drivers. Moreover, the GFX VR will also enter soft shut down sequence.

The controller monitors either phase  $I_{SENxN}$  current to determine per phase over current protection PH\_OCP. If either phase  $I_{SENxN}$  current is greater than PH\_OCP threshold for 100ns, the controller will declare fault and PH\_OCP latches off. Therefore, latched SUM\_OCP forces PWM into high impedance, which disables internal PWM logic drivers. Moreover, the GFX VR will also enter soft shut down sequence.

### **Over Voltage Protection (OVP)**

The over voltage protection circuit of the CORE VR monitors the output voltage via the VSEN pin after EN. The supported maximum operating VID of the VR ( $V_{(MAX)}$ ) is stored in the VOUT Max register. If pin offset function is enabled, the OVP threshold will be VMAX value plus 450mV. If not the OVP threshold will be VMAX value plus 150mV. Once VOUT CORE exceeds OVP threshold, OVP is triggered and latched. The CORE VR will try to turn on low side MOSFETs and turn off high side MOSFETs of all active phases of the CORE VR to protect the CPU. When OVP is triggered by the CORE VR, the GFX VR will also enter soft shut down sequence. A 1µs delay is used in OVP detection circuit to prevent false trigger. OVP detection circuit will have a 1µs trigger delay which can prevent false trigger caused by any glitches. And only VCC re-power or POR reset can release OVP latch.

#### **Negative Voltage Protection (NVP)**

During OVP latch state, the CORE VR also monitors the VSEN pin for negative voltage protection. Since the OVP latch continuously turns on all low side MOSFETs of the CORE VR, the CORE VR may suffer negative output voltage which is mainly caused by negative inductor current. As a consequence, when the VSEN voltage drops below -50mV after triggering OVP, the CORE VR will trigger NVP to turn off all low side MOSFETs of the CORE VR while the high side MOSFETs still remains off. After triggering NVP, if the output voltage rises above 0V, the NVP latch will be released and turn on all low side MOSFETs due to OVP is still asserted. A 1µs trigger delay is used in NVP detection circuit to prevent false trigger.

#### Under Voltage Protection (UVP)

The CORE VR implements under voltage protection of V<sub>OUT CORE</sub>. If pin offset function is enabled, the UVP threshold will be VID minus 500mV. If not the OVP threshold will be VID minus 400mV. Once VOUT CORE is less than the UVP threshold, the CORE VR will trigger UVP latch. The UVP latch will turn off both high side and low side MOSFETs. When UVP is triggered by the CORE VR, the GFX VR will also enter soft shut down sequence. A 3µs trigger delay is used in UVP detection circuit to prevent false trigger. And only VCC re-power or POR reset can release UVP latch.

#### Under Voltage Lock Out (UVLO)

During normal operation, if the voltage at the VCC pin drops below POR threshold, the CORE VR will trigger UVLO. The UVLO protection forces all high side MOSFETs and low side MOSFETs off by shutting down internal PWM logic drivers. A 3µs trigger delay is used in UVLO detection circuit to prevent false trigger.

#### **GFX VR**

#### **Active Phase Determination : Before EN**

The number of active phases is determined by the internal circuitry that monitors the ISENAxN voltages during startup. Normally, the GFX VR operates as a 2-phase PWM controller. Setting ISENA2N to VCC before power-on can program a 1-phase operation, and pulling ISENA1N, and setting ISENA2N to VCC before power-on can disable GFX VR operation. Before EN, GFX VR detects whether the voltages of ISENA1N and ISENA2N are higher than "VCC -0.5V" respectively to decide how many phases should be active. Phase selection is only active during EN. When EN = high, the number of active phases is determined and latched. The unused ISENAxP pins are recommended to be connected to VCC and unused PWM pins can be left floating.

### Loop Control

The GFX VR adopts Richtek's proprietary G-NAVP™ topology. G-NAVP<sup>™</sup> is based on the finite gain peak current mode with CCRCOT (Constant Current Ripple Constant On-Time) topology. The output voltage, V<sub>OUT GFX</sub> will decrease with increasing output load current. The control loop consists of PWM modulators with power stages, current sense amplifiers and an error amplifier as shown in Figure 19.

Similar to the peak current mode control with finite compensator gain, the HS\_FET on-time is determined by CCRCOT on-time generator. When load current increases, V<sub>CS</sub> increases, the steady state COMPA voltage also increases and induces VOUT GEX to decrease, thus achieving AVP. A near-DC offset canceling is added to the output of EA to eliminate the inherent output offset of finite gain peak current mode controller.





### **TONA Setting**

High frequency operation optimizes the application for the smaller component size, trading off efficiency due to higher switching losses. This may be acceptable in ultra portable devices where the load currents are lower and the controller is powered from a lower voltage supply. Low frequency operation offers the best overall efficiency at the expense of component size and board space. Figure 20 shows the On-Time setting Circuit. Connect a resistor (RTONA) between VIN GFX and TONSETA to set the ontime of UGATE :

$$t_{ON} \ (0.5V < V_{DAC} < 1.2V) = \frac{24.4 \times 10^{-12} \times R_{TONA}}{V_{IN} - V_{DAC}} \ (58)$$

where  $t_{ON}$  is the UGATE turn on period,  $V_{IN \ GFX}$  is the input voltage of the GFX VR, and V<sub>DAC</sub> is the DAC voltage.



Figure 20. GFX VR : On-Time Setting with RC Filter

When V<sub>DAC</sub> is larger than 1.2V, the equivalent switching frequency may be over 500kHz, and this too fast switching frequency is unacceptable. Therefore, the GFX VR implements a pseudo constant frequency technology to avoid this disadvantage of CCRCOT topology. When VDAC is larger than 1.2V, the on-time equation will be modified to :

$$t_{ON} (V_{DAC} > 1.2V) = \frac{20.33 \times 10^{-12} \times R_{TONA} \times V_{DAC}}{V_{IN} - V_{DAC}} (59)$$

On-time translates only roughly to switching frequencies. For better efficiency of the given load range, the maximum switching frequency is suggested to be :

$$f_{SW(MAX)} \cong \frac{1}{(t_{ON} - 60ns) + \left(\frac{IccTDC}{N} \times R_{ON\_LS-FET(MAX)}\right) \times 50ns} \times \frac{V_{DAC\_PS0} + \frac{IccTDC}{N} \times \left(DCR + R_{ON\_LS-FET(MAX)} - N \times R_{DROOP}\right)}{\left[V_{IN(MAX)} + \frac{I_{CC}TDC}{N} \times \left(R_{ON\_LS-FET(MAX)} - R_{ON\_HS-FET(MAX)}\right)\right]}$$
(60)

where  $f_{S(MAX)}$  is the maximum switching frequency,  $V_{DAC PS0}$  is the test VID of application at PS0 for turbo mode or HFM, VIN(MAX) is the maximum application input voltage, IccTDC is the thermal design current of application, N is the phase number,  $\mathsf{R}_{\mathsf{ON\_HS-FET}(\mathsf{MAX})}$  is the maximum equivalent high side FET RDS(ON), RON LS-FET(MAX) is the maximum equivalent low side FET RDS(ON), DCR is the inductor DCR, and R<sub>DROOP</sub> is the load line setting.

### **Current Sense Setting**

The current sense topology of the GFX VR is continuous inductor current sensing. Therefore, the controller has less noise sensitive. Low offset amplifiers are used for current balance, loop control and over current detection. The ISENAxP and ISENAxN pins denote the positive and negative input of the current sense amplifier of each phase.

Users can either use a current-sense resistor or the inductor's DCR for current sensing. Using the inductor's DCR allows higher efficiency as shown in Figure 21.





In order to optimize transient performance,  $R_X$  and  $C_X$  must be set according to the equation below :

$$\frac{L}{DCR} = R_X \times C_X \tag{61}$$

Then the proportion between the phase current  $I_L$  and the sensed current  $I_{\text{SENAxN}}$  can be described as below :

$$I_{\text{SENAxN}} = I_{\text{L}} \times \frac{\text{DCR}}{\text{R}_{\text{CSx}}}$$
(62)

where  $R_{CSx}$  is only an exact  $680\Omega$  sense resistor. The resistance accuracy of  $R_{CSx}$  is recommended to be 1% or higher.

In addition to considering the inductance tolerance, the resistor  $R_X$  has to be tuned on board by examining the transient voltage. If the output voltage transient has an initial dip below the minimum load line requirement and the recovery is too fast causing a ring back. Vice versa, with a resistance too large the output voltage transient has only a small initial dip with a slow recovery.

Using current sense resistor in series with the inductor can have better accuracy, but the efficiency is a trade-off. Considering the equivalent inductance ( $L_{ESL}$ ) of the current sense resistor, an RC filter is recommended. The RC filter calculation method is similar to the above mentioned inductor DCR sensing method.

### **Current Monitoring and Current Reporting**

The RT8885A provides the current monitor function for GFX VR. IMONA pin reports GFX VR inductor current.

The IMONA pin outputs a high-speed analog current source that is 1 time of the summed current. Thus  $I_{\rm IMONA}$  can be described as below :

$$I_{\rm IMONA} = \sum I_{\rm SENAxN} \tag{63}$$

The RT8885A monitors the IMONA pin voltage and considers that GFX VR has reached ICCMAXA when IMONA pin voltage is 2.392V.

As Figure 19 show, a resistor  $R_{IMONA}$  is connected between the IMONA pin and VREF pin. Through the  $R_{IMONA}$  to convert the IMONA pin current to voltage. The voltage of IMONA pin is expressed in Equation 64 :

$$V_{IMONA} = I_{IMONA} \times R_{IMONA} + 0.6 \tag{64}$$

Rewriting Equations 62 and 63 gives Equation 65 :

$$I_{\rm IMONA} = \frac{\rm DCR}{\rm R_{CSx}} \times I_{\rm LOAD} \tag{65}$$

Substitution of Equation 65 into Equation 64 gives Equation 66 :

$$V_{IMONA} = \frac{DCR}{R_{CSx}} \times I_{LOAD} \times R_{IMONA} + 0.6$$
 (66)

Rewriting Equation 66 and application of full load condition gives Equation 67 :

$$R_{IMONA} = \frac{R_{CSx}}{DCR} \times \frac{(V_{IMONA} - 0.6)}{I_{LOAD}}$$
(67)

For example, given  $R_{CSx} = 680\Omega$ , DCR =  $0.82m\Omega$ ,  $V_{IMONA} = 2.392V$  at  $I_{LOAD(MAX)} = 53A$ , Equation 65 gives  $R_{IMONA} = 28k\Omega$ .

In addition, Richtek provides a Microsoft Excel-based spreadsheet to help design the IMONA resistor network with temperature compensation for GFX VR.

### **Droop Setting**

It's very easy to achieve Active Voltage Positioning (AVP) by properly setting the error amplifier gain due to the native droop characteristics. This target is to have

$$V_{OUT} = V_{DAC} - I_{LOAD} \times R_{DROOP}$$
(68)

Then solving the switching condition  $V_{COMP2} = V_{CS}$  in Figure 19 yields the desired error amplifier gain as

$$A_{V} = \frac{R2}{R1} = \frac{G_{I}}{R_{DROOP}}$$
(69)

where  $R_{DROOP}$  is the equivalent load line resistance as well as the desired static output impedance.

The summed current sense gain G<sub>I</sub> as

$$G_{I} = \frac{R_{SENSE}}{R_{CSx}} \times R_{IMONA} \times \frac{1}{3}$$
(70)

where  $R_{SENSE}$  is the current-sense resistor. If no external sense resistor present, it is the DCR of the inductor.  $R_{CSx}$  is the sense resistor.  $R_{IMONA}$  is the equivalent resistance of temperature dependent resistor.

### **Droop Disable**

Refer to the TSENA pin setting section, disabling the GFX VR droop can be set by platform users through the TSENA pin.

### **Loop Compensation**

Optimized compensation of the GFX VR allows for best possible load step response of the regulator's output. A type-I compensator with one pole and one zero is adequate for proper compensation. Figure 19 shows the

compensation circuit. Prior design procedure shows how to select the resistive feedback components for the error amplifier gain. Next, C1 and C2 must be calculated for compensation. The target is to achieve constant resistive output impedance over the widest possible frequency range.

The pole frequency of the compensator must be set to compensate the output capacitor ESR zero :

$$f_{p} = \frac{1}{2\pi \times C \times R_{C}}$$
(71)

where C is the capacitance of output capacitor, and  $\mathsf{R}_\mathsf{C}$  is the ESR of output capacitor. C2 can be calculated as follows :

$$C2 = \frac{C \times R_C}{R^2}$$
(72)

The zero of compensator has to be placed at half of the switching frequency to filter the switching related noise. Such that,

$$C1 = \frac{1}{R1 \times \pi \times f_{SW}}$$
(73)

### **Differential Remote Sense Setting**

The GFX VR includes differential, remote-sense inputs to eliminate the effects of voltage drops along the PC board traces, CPU internal power routes and socket contacts. Figure 22 shows the GFX VR differential remote voltage sense connection. The CPU contains on-die sense pins, V<sub>CCAXG\_SENSE</sub> and V<sub>SSAXG\_SENSE</sub>. Connect RGNDA to V<sub>SSAXG\_SENSE</sub>. Connect FBA to V<sub>CCAXG\_SENSE</sub> with a resistor to build the negative input path of the error amplifier. The V<sub>DAC</sub> and the precision voltage reference are referred to RGNDA for accurate remote sensing.



Figure 22. GFX VR : Differential Remote Voltage Sense Connection

### **Current Balance**

The GFX VR implements internal current balance mechanism in the current loop. The GFX VR senses and compares per-phase current signal with average current.

If the sensed current of any particular phase is larger than average current, the on-time of this phase will be adjusted to be shorter.

### No Load Offset (SVID & Platform)

The GFX VR features no load offset function which provides the possibility of wide range positive offset of output voltage. The no-load offset function can be implemented through the SVID interface or RSETA/OFSA pin. Users can disable pin offset function by simply connecting RSETA/OFSA pin to GND. The RT8885A will latch the RSETA/OFSA status after EN goes high.

If pin offset function is enabled, then the output voltage is  $V_{OUT\_GFX} = V_{DAC} - I_{LOAD} \times R_{DROOP}$ 

$$+ V_{SVID-OFS} + V_{PIN-OFS}$$
 (74)

If not the output voltage is

 $V_{OUT\_GFX} = V_{DAC} - I_{LOAD} \times R_{DROOP} + V_{SVID-OFS} (75)$ 

The pin offset voltage is set by the divider voltage on RSETA/OFSA pin. The linear range of offset pin voltage is from 1V to 1.4V. The pin offset voltage can be calculated as below :

$$V_{\text{PIN}-\text{OFS}} = V_{\text{OFS}} - 1.2V \tag{76}$$

For example, supplying 1.3V at RSETA/OFSA pin will achieve 100mV offset at the output.

### **Operation Mode Transition**

The RT8885A supports operation mode transition function at the GFX VR for the SetPS command of Intel's VR12/ IMVP7 CPU. The default operation mode of the GFX VR is PS0, which is full phase CCM operation. Other operation modes includes PS1 (single phase CCM operation) and PS2 (single phase DEM operation).

After receiving SetPS command, the GFX VR will immediately change to the new operation state. When the GFX VR receives SetPS command of PS1 operation mode, the GFX VR operates as a single phase CCM controller, and only channel 1 is active. The GFX VR will disable PWMA2 pins. Therefore, the external driver which supports tri-state shutdown is required for compatibility with PS1 operation mode.

When the GFX VR receives SetPS command of PS2 operation mode, the GFX VR operates as a single phase

Copyright ©2014 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

DCM controller, and only channel 1 is active with diode emulation operation. The GFX VR will disable PWMA2 pins. Therefore, the external driver which supports tri-state shutdown is required for compatibility with PS2 operation state.

If the GFX VR receives dynamic VID change command (SetVID), the GFX VR will automatically enter PS0 operation mode and all phases will be activated. After  $V_{OUT\_GFX}$  reaches target voltage, the GFX VR will stay at PS0 state. VR will ignore any former SetPS command that CPU issues and asks GFX VR to be forced into PS1 or PS2 operation states during dynamic VID process.

### **Dynamic VID Enhancement**

During a dynamic VID transition, the charging (dynamic VID up) or discharging (dynamic VID down) current causes unwanted load-line effect which degrades the setting time performance. In order to improve dynamic VID transition performance, the RT8885A provides internal<sup>™</sup> DVID compensation function, as shown in Figure 23.

A switch (called DVID switch) turns on to observe sensed current when the controller is normal operation. During a dynamic VID transition, the switch turns off to hold sensed current to compensate the charging or discharging current effect. Therefore, the output voltage can be adjusted to the target value more quickly.



Figure 23. Internal<sup>™</sup> DVID Compensation Function

#### **Ramp Amplitude Adjust**

When the GFX VR enters PS2 operation mode, the internal ramp of GFX VR will be modified for the reason of stability. In case of smooth transition into PS2, the CCM ramp amplitude should be designed properly. The RT8885A

provides RSETA pin for platform users to set the ramp amplitude of the GFX VR in CCM. The criterion is to set the ramp amplitude proportional to the on-time. The equation will be :

$$21.6 \times 10^{-7} = t_{ON} \times (V_{IN} - V_{DAC}) \times [1 + (16 - Ramp Factor) \times 2.95\%]$$
(77)

where  $21.6 \times 10^{-7}$  is an internal coefficient of analog circuit.

According to Equation 77 and Table 6, the Ramp Factor equation can be simplified to :

Ramp Factor = 
$$16 - \frac{\frac{8.85 \times 10^4}{R_{TONA}} - 1}{2.95\%}$$
 (78)

#### Thermal Monitoring and Temperature Reporting

The GFX VR provides thermal monitoring function via sensing TSENA pin voltage. Through the voltage divider resistors, R1,  $R_{NTC}$ , R2, and R3, the voltage of TSENA will be proportional to VR temperature as shown in Figure 24. When VR temperature rises, TSENA voltage also rises. The ADC circuit of the GFX VR monitors the voltage variation at the TSENA pin from 1.4875V to 1.8725V with 55mV resolution. This voltage is then decoded into digital format and stored into Temperature\_Zone register.



Figure 24. GFX VR : Thermal Monitoring Circuit

To meet Intel's VR12/IMVP7 specification, platform users have to set the TSENA voltage to meet the temperature variation of VR from 75% to 100% VR max temperature. For example, if the VR max temperature is 100°C, platform users have to set the TSENA voltage to be 1.5425V when VR temperature reaches 82°C and 1.8725V when VR temperature reaches 100°C. Detailed voltage setting versus temperature variation is shown in Table 9. The thermometer code is implemented in Temperature\_Zone register.

Copyright ©2014 Richtek Technology Corporation. All rights reserved.
 RICHTEK is a registered trademark of Richtek Technology Corporation.

 www.richtek.com
 DS8885A-01
 January 2014

VRHOT	SVID Thermal Alert	Comparator Trip Points Temperatures Scaled to maximum = 100% Voltage Represents Assert bit Minimum Level						
b7	b6	b5	b4	b3	b2	b1	b0	
100%	97%	94%	91%	88%	85%	82%	75%	
1.8725V	1.8175V	1.7625V	1.7075V	1.6525V	1.5975V	1.5425V	1.4875V	

#### Table 9. Temperature\_Zone Register

The VRHOT pin is an open-drain structure that sends out active low VRHOT signal. When b6 of Temperature Zone register asserts to 1 (when TSENA voltage rises above 1.8175V), the ALERT signal will be asserted to low, which is so-called SVID thermal alert. In the mean time, the GFX VR will assert bit 1 data to 1 in Status 1 register. The ALERT assertion will be de-asserted when b5 of Temperature\_Zone register is de-asserted from 1 to 0 (which means TSENA voltage falls under 1.7625V), and bit 1 of Status 1 register will also be cleared to 0. The bit 1 assertion of Status 1 is not latched and cannot be cleared by GetReg command. When b7 of Temperature Zone register asserts to 1 (when TSENA voltage rises above 1.8725V), the VRHOT signal will be asserted to low. The VRHOT assertion will be de-asserted when b6 of Temperature Zone register is de-asserted from 1 to 0 (which means TSENA voltage falls under 1.8175V). It is typically recommended to connect a pull-up resistor from the VRHOT pin to a voltage source.

#### **Quick Response**

The RT8885A utilizes a quick response feature to support heavy load current demand during instantaneous load transient.

The controller monitors the abrupt VSENA pin voltage droop to trigger QR pulse generation circuit, as shown in Figure 25. At steady state, the VSENA pin voltage droop cannot trigger a quick response circuit. When this abrupt voltage droop is lower than the QR trigger threshold level, the QR circuit will be triggered. When quick response is triggered, the quick response circuit will generate a quick response pulse. The internal quick response pulse generation circuit is similar to the on-time generation circuit. After generating a quick response pulse, the pulse is then applied to the on-time generation circuit, and all the active phases' on-times will be overridden by the quick response pulse. Moreover, the quick response trigger threshold level, QR\_TH, is set by VREF/QRTH pin, and the quick response pulse width, QR\_TON, is set by SET2 pin. The detailed pins setting refers to the VREF/QRTH and SET2 pin setting section.





#### **Over Current Protection**

The RT8885A provides summed total over current and per phase over current protections.

The controller determines summed total over current protection SUM\_OCP by comparing the  $I_{IMONA}$  with SUM\_OCP threshold whose setting refers to the OCSET pin setting section. It declares SUM\_OCP when  $I_{IMONA}$  is above the SUM\_OCP threshold for 40µs. When  $I_{IMONA}$  is above the SUM\_OCP threshold for 40µs, it declares SUM\_OCP. Therefore, latched SUM\_OCP forces PWM into high impedance, which disables internal PWM logic drivers. Moreover, the GFX VR will also enter soft shut down sequence.

The controller monitors either phase  $I_{SENAXN}$  current to determine per phase over current protection PH\_OCP. If either phase  $I_{SENAXN}$  current is greater than PH\_OCP threshold for 100ns, the controller will declare fault and PH\_OCP latches off. Therefore, latched SUM\_OCP forces PWM into high impedance, which disables internal PWM logic drivers. Moreover, the CORE VR will also enter soft shut down sequence.

### **Over Voltage Protection (OVP)**

The over voltage protection circuit of the GFX VR monitors the output voltage via the VSENA pin after EN. The supported maximum operating VID of the VR ( $V_{(MAX)}$ ) is

stored in the VOUT\_Max register. If pin offset function is enabled, the OVP threshold will be VMAX value plus 450mV. If not the OVP threshold will be VMAX value plus 150mV. Once  $V_{OUT_GFX}$  exceeds OVP threshold, OVP is triggered and latched. The GFX VR will try to turn on low side MOSFETs and turn off high side MOSFETs of all active phases of the GFX VR to protect the CPU. When OVP is triggered by the GFX VR, the CORE VR will also enter soft shut down sequence. A 1µs delay is used in OVP detection circuit to prevent false trigger. OVP detection circuit will have a 1µs trigger delay which can prevent false trigger caused by any glitches. And only VCC re-power or POR reset can release OVP latch.

### Negative Voltage Protection (NVP)

During OVP latch state, the GFX VR also monitors the VSENA pin for negative voltage protection. Since the OVP latch continuously turns on all low side MOSFETs of the GFX VR, the GFX VR may suffer negative output voltage which is mainly caused by negative inductor current. As a consequence, when the VSENA voltage drops below – 50mV after triggering OVP, the GFX VR will trigger NVP to turn off all low side MOSFETs of the GFX VR while the high side MOSFETs still remains off. After triggering NVP, if the output voltage rises above 0V, the NVP latch will be released and turn on all low side MOSFETs due to OVP is still asserted. A 1 $\mu$ s trigger delay is used in NVP detection circuit to prevent false trigger.

### **Under Voltage Protection (UVP)**

The GFX VR implements under voltage protection of  $V_{OUT\_GFX}$ . If pin offset function is enabled, the UVP threshold will be VID minus 500mV. If not the OVP threshold will be VID minus 400mV. Once  $V_{OUT\_GFX}$  is less than the UVP threshold, the GFX VR trigger UVP latch. The UVP latch will turns off both high side and low side MOSFETs. When UVP is triggered by the GFX VR, the CORE VR will also enter soft shut down sequence. A 3µs trigger delay is used in UVP detection circuit to prevent false trigger. And only VCC re-power or POR reset can release UVP latch.

### Under Voltage Lock Out (UVLO)

During normal operation, if the voltage at the VCC pin drops below POR threshold, the GFX VR will trigger UVLO. The UVLO protection forces all high side MOSFETs and low side MOSFETs off by shutting down internal PWM logic drivers. A 3µs trigger delay is used in UVLO detection circuit to prevent false trigger.

### **Inductor Selection**

The switching frequency and ripple current determine the inductor value as follows :

$$L_{MIN} = \frac{V_{IN} - V_{OUT}}{I_{Ripple(MAX)}} \times T_{ON}$$
(79)

where  $t_{\text{ON}}$  is the UGATE turn-on period.

Higher inductance yields less ripple current and hence higher efficiency. The downside is a slower transient response of the power stage to load transients. This might increase the need for more output capacitors, thus driving up the cost. Select a low loss inductor having the lowest possible DC resistance that fits in the allotted dimensions. The core must be large enough not to be saturated at the peak inductor current.

### **Output Capacitor Selection**

Output capacitors are used to obtain high bandwidth for the output voltage beyond the bandwidth of the converter itself. Usually, the CPU manufacturer recommends a capacitor configuration. Two different kinds of output capacitors are typically used : bulk capacitors closely located next to the inductors, and ceramic output capacitors in close proximity to the load. Latter ones are for mid-frequency decoupling with especially small ESR and ESL values, while the bulk capacitors have to provide stored energy enough to overcome the low frequency bandwidth gap between the regulator and the CPU.

### **Thermal Considerations**

For continuous operation, do not exceed absolute maximum junction temperature. The maximum power dissipation depends on the thermal resistance of the IC package, PCB layout, rate of surrounding airflow, and difference between junction and ambient temperature. The maximum power dissipation can be calculated by the following formula :

### $\mathsf{P}_{\mathsf{D}(\mathsf{MAX})} = (\mathsf{T}_{\mathsf{J}(\mathsf{MAX})} - \mathsf{T}_{\mathsf{A}}) / \theta_{\mathsf{J}\mathsf{A}}$

where  $T_{J(MAX)}$  is the maximum junction temperature,  $T_A$  is the ambient temperature, and  $\theta_{JA}$  is the junction to ambient thermal resistance.

For recommended operating condition specifications of the RT8885A, the maximum junction temperature is 125°C and T<sub>A</sub> is the ambient temperature. The junction to ambient thermal resistance,  $\theta_{JA}$ , is layout dependent. For WQFN-56L 7x7 package, the thermal resistance,  $\theta_{JA}$ , is 31°C/W on a standard JEDEC 51-7 four-layer thermal test board. The maximum power dissipation at T<sub>A</sub> = 25°C can be calculated by the following formula :

 $\mathsf{P}_{\mathsf{D}(\mathsf{MAX})}$  = (125°C - 25°C) / (31°C/W) = 3.226W for WQFN-56L 7x7 package

The maximum power dissipation depends on the operating ambient temperature for fixed  $T_{J (MAX)}$  and thermal resistance,  $\theta_{JA}$ . For RT8885A package, the derating curve in Figure 26 allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.



Figure 26. Derating Curve for RT8885A Package

#### Layout Considerations

Careful PC board layout is critical to achieve low switching losses and clean, stable operation. The switching power stage requires particular attention. If possible, mount all of the power components on the top side of the board with their ground terminals flushed against one another. Follow these guidelines for optimum PC board layout :

- Keep the high current paths short, especially at the ground terminals.
- Keep the power traces and load connections short. This is essential for high efficiency.
- When trade-offs in trace lengths must be made, it's preferable to let the inductor charging path be longer than the discharging path.
- Place the current sense component close to the controller. ISENxP and ISENxN connections for current limit and voltage positioning must be made using Kelvin sense connections to guarantee current sense accuracy. The PCB trace from the sense nodes should be paralleled back to the controller.
- Route high speed switching nodes away from sensitive analog areas (COMP, FB, ISENxP, ISENxN, etc...)



### **Outline Dimension**



DETAIL A Pin #1 ID and Tie Bar Mark Options

Note : The configuration of the Pin #1 identifier is optional, but must be located within the zone indicated.

Symbol	Dimensions I	n Millimeters	Dimensions In Inches		
Symbol	Min	Max	Min	Max	
А	0.700	0.800	0.028	0.031	
A1	0.000	0.050	0.000	0.002	
A3	0.175	0.250	0.007	0.010	
b	0.150	0.250	0.006	0.010	
D	6.900	7.100	0.272	0.280	
D2	5.150	5.250	0.203	0.207	
E	6.900	7.100	0.272	0.280	
E2	5.150	5.250	0.203	0.207	
е	0.4	00	0.0	016	
L	0.350	0.450	0.014	0.018	

W-Type 56L QFN 7x7 Package

### **Richtek Technology Corporation**

14F, No. 8, Tai Yuen 1<sup>st</sup> Street, Chupei City Hsinchu, Taiwan, R.O.C. Tel: (8863)5526789

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.